ShonTaware / SRAM_SKY130
Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
☆63Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for SRAM_SKY130
- ☆39Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- ☆10Updated 4 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- ☆52Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- ☆15Updated last year
- SRAM☆20Updated 4 years ago
- Introductory course into static timing analysis (STA).☆66Updated 3 weeks ago
- ☆26Updated 7 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆15Updated this week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- Static Timing Analysis Full Course☆43Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 5 months ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆143Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago