ShonTaware / SRAM_SKY130
Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
☆66Updated 3 years ago
Alternatives and similar repositories for SRAM_SKY130:
Users that are interested in SRAM_SKY130 are comparing it to the libraries listed below
- ☆40Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆52Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆26Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆63Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆61Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- ☆17Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 9 months ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- Static Timing Analysis Full Course☆52Updated 2 years ago
- Home of the open-source EDA course.☆35Updated 3 weeks ago
- ☆16Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆67Updated last week
- ☆76Updated 2 months ago
- SRAM☆21Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago