ShonTaware / SRAM_SKY130Links
Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
☆81Updated 4 years ago
Alternatives and similar repositories for SRAM_SKY130
Users that are interested in SRAM_SKY130 are comparing it to the libraries listed below
Sorting:
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ☆43Updated 3 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆71Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆196Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- SRAM☆22Updated 5 years ago
- Static Timing Analysis Full Course☆63Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆143Updated last week
- ☆183Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆38Updated 5 years ago