ShonTaware / SRAM_SKY130
Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
☆64Updated 3 years ago
Alternatives and similar repositories for SRAM_SKY130:
Users that are interested in SRAM_SKY130 are comparing it to the libraries listed below
- ☆40Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆36Updated 11 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆18Updated 2 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- Introductory course into static timing analysis (STA).☆79Updated 2 months ago
- SRAM☆21Updated 4 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆61Updated last month
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆33Updated 7 months ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆18Updated 4 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆16Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆36Updated 3 years ago
- ☆27Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- ☆11Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago