aieask / mdw21Links
Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis
☆18Updated 2 years ago
Alternatives and similar repositories for mdw21
Users that are interested in mdw21 are comparing it to the libraries listed below
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆11Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆53Updated 8 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆91Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆41Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated this week
- ☆181Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆184Updated 11 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆73Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆167Updated 3 months ago
- Fully opensource spiking neural network accelerator☆160Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Top-level repository for the ACT EDA flow☆34Updated this week
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- ☆49Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- ☆202Updated 7 months ago
- Verilog RTL Design☆45Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆149Updated last week
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆72Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago