aieask / mdw21Links
Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis
☆16Updated 2 years ago
Alternatives and similar repositories for mdw21
Users that are interested in mdw21 are comparing it to the libraries listed below
Sorting:
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 8 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆128Updated 2 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆104Updated last year
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆23Updated 11 months ago
- UVM and System Verilog Manuals☆44Updated 6 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 2 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- ☆162Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- ☆179Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 2 weeks ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆70Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- ☆15Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 11 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆162Updated last week
- Verilog HDL files☆147Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆93Updated 11 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year