Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis
☆17Dec 9, 2022Updated 3 years ago
Alternatives and similar repositories for mdw21
Users that are interested in mdw21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆91Mar 19, 2026Updated 2 months ago
- SRAM Design using OpenSource Applications☆25Jul 16, 2021Updated 4 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆38Jul 23, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16May 6, 2026Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- An AI accelerator implementation with Xilinx FPGA☆90Jan 29, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 中国人民大学 YOJ 题库☆12Jun 9, 2022Updated 4 years ago
- This is the code for the paper Signals to Spikes for Neuromorphic Regulated Reservoir Computing and EMG Hand Gesture Recognition☆13Mar 15, 2022Updated 4 years ago
- Innovus backend scripts☆14Jun 20, 2022Updated 3 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated 2 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 3 years ago
- The biologically plausible self backpropagation on SNNs and ANNs☆13Aug 27, 2021Updated 4 years ago
- Code implementing a neuromorphic, spiking backpropagation algorithm on Intel's neuromorphic research processor, codenamed Loihi☆16Nov 14, 2024Updated last year
- Official python implementation for ICML 2024: "Learning Solution-Aware Transformers for Efficiently Solving Quadratic Assignment Problem"☆17Jul 1, 2024Updated last year
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HLS & hls4ml Tutorial☆16Aug 5, 2020Updated 5 years ago
- Python package for NN generation from physics☆16Mar 25, 2023Updated 3 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- 数据结构☆18Updated this week
- Real-Time Image Processing for ASIC/FGPA☆28Feb 23, 2022Updated 4 years ago
- This repo Contains the Analog PID Controller designed by using Op-Amp☆18Feb 11, 2024Updated 2 years ago
- code of ICLR 2024 paper Reinforcement Symbolic Regression Machine☆16Feb 19, 2024Updated 2 years ago
- ☆31Jul 18, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- Characterizer☆37May 26, 2026Updated 3 weeks ago
- ☆45May 29, 2026Updated 2 weeks ago
- [ICLR 2023] This repository contains the official Pytorch implementation for the paper "Transformer-based model for symbolic regression v…☆29Jul 2, 2025Updated 11 months ago
- All Digital Phase-Locked Loop (ADPLL)☆35Jan 16, 2024Updated 2 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆19Dec 15, 2021Updated 4 years ago
- Your ultimate destination for Competitive Coding this Hacktoberfest21☆18Oct 31, 2021Updated 4 years ago