aieask / mdw21
Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis
☆15Updated 2 years ago
Alternatives and similar repositories for mdw21:
Users that are interested in mdw21 are comparing it to the libraries listed below
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆37Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆64Updated 2 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- ☆144Updated 3 weeks ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆24Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆16Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆52Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- ☆12Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆67Updated this week
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆26Updated 2 years ago
- EDA physical synthesis optimization kit☆51Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆49Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated last month
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- ☆139Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- Template for project1 TPU☆18Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 9 months ago