Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis
☆17Dec 9, 2022Updated 3 years ago
Alternatives and similar repositories for mdw21
Users that are interested in mdw21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- Custom ASIC Design for SHA-256☆13Nov 22, 2025Updated 5 months ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- A single instruction set processor architecture☆18Jul 31, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Mar 9, 2026Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆14May 16, 2025Updated 11 months ago
- Apple Music decryption tool, based on zhaarey/apple-music-alac-atmos-downloader☆18Jun 25, 2024Updated last year
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆16Jun 23, 2020Updated 5 years ago
- Deep Q learning algorithm written on PyTorch for solving 2D robot arm reacher☆12Feb 19, 2020Updated 6 years ago
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 3 years ago
- The biologically plausible self backpropagation on SNNs and ANNs☆13Aug 27, 2021Updated 4 years ago
- Code implementing a neuromorphic, spiking backpropagation algorithm on Intel's neuromorphic research processor, codenamed Loihi☆16Nov 14, 2024Updated last year
- Python package for NN generation from physics☆16Mar 25, 2023Updated 3 years ago
- [ICML 2024] Official Pytorch implementation of the paper "A Neural-Guided Dynamic Symbolic Network for Exploring Mathematical Expressions…☆22Nov 15, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- This repo Contains the Analog PID Controller designed by using Op-Amp☆18Feb 11, 2024Updated 2 years ago
- code of ICLR 2024 paper Reinforcement Symbolic Regression Machine☆16Feb 19, 2024Updated 2 years ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆17Dec 30, 2024Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- ☆41Apr 11, 2026Updated 3 weeks ago
- [ICLR 2023] This repository contains the official Pytorch implementation for the paper "Transformer-based model for symbolic regression v…☆28Jul 2, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Design and Simulation of 1K * 32 bit SRAM memory design.☆17Dec 15, 2021Updated 4 years ago
- All Digital Phase-Locked Loop (ADPLL)☆33Jan 16, 2024Updated 2 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆25Sep 7, 2021Updated 4 years ago
- A Python library for prediction of polymeric material properties.☆24May 6, 2022Updated 3 years ago
- ERC721 變體測試（ERC721, ERC721A, ERC721Solmate, ERC721Psi ...）☆10Jul 18, 2022Updated 3 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 3 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago