aieask / mdw21
Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis
☆14Updated 2 years ago
Alternatives and similar repositories for mdw21:
Users that are interested in mdw21 are comparing it to the libraries listed below
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆36Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆60Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆81Updated last year
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆18Updated 4 months ago
- ☆36Updated 9 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆33Updated 6 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- ☆19Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆85Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- HLS for Networks-on-Chip☆32Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆26Updated 3 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated this week
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆40Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- Automatic generation of real number models from analog circuits☆37Updated 9 months ago
- System Verilog BootCamp☆23Updated 3 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆26Updated 5 years ago
- ☆13Updated 6 months ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆21Updated 4 years ago