Avnish21 / VSD-Physical-Verification-Using-Sky130
☆14Updated 3 years ago
Alternatives and similar repositories for VSD-Physical-Verification-Using-Sky130:
Users that are interested in VSD-Physical-Verification-Using-Sky130 are comparing it to the libraries listed below
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆40Updated 3 years ago
- ☆16Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆45Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆41Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 3 weeks ago
- BAG framework☆40Updated 9 months ago
- ☆12Updated 2 years ago
- Characterizer☆22Updated 8 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- An automatic clock gating utility☆47Updated last week
- ☆43Updated 5 years ago
- ☆20Updated 3 years ago
- LAYout with Gridded Objects v2☆55Updated 3 months ago
- ☆31Updated 3 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago