anlit75 / ADPLLLinks
All Digital Phase-Locked Loop (ADPLL)
☆13Updated last year
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆108Updated 11 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆277Updated 3 years ago
- ☆162Updated 2 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆34Updated last year
- Source code repo for UVM Tutorial for Candy Lovers☆196Updated 8 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- 100 Days of RTL☆386Updated 11 months ago
- training labs and examples☆431Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆168Updated 9 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆212Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- cadence flow for genus and innovus with UPF added.☆13Updated 4 years ago
- AMBA AXI VIP☆414Updated last year
- ☆114Updated last year
- UVM and System Verilog Manuals☆44Updated 6 years ago
- ☆82Updated last month
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- Awesome ASIC design verification☆316Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆20Updated 6 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆362Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- Some useful documents of Synopsys☆78Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- UVM examples and projects☆142Updated last month
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆145Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago