All Digital Phase-Locked Loop (ADPLL)
☆28Jan 16, 2024Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- hq2x scaling algorithm updated to support RGBA☆17Jan 14, 2016Updated 10 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆37Updated this week
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- ☆16Nov 21, 2016Updated 9 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- Simple Simulator of ARMv6m instructions☆18May 23, 2017Updated 8 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 8 months ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Yet another port of FreeRTOS to Beaglebone Black (AM335x)☆11Dec 8, 2016Updated 9 years ago
- ☆27Apr 26, 2020Updated 5 years ago
- Arithmetic Coding for Data Compression☆16Feb 13, 2026Updated last month
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 6 months ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- Record of my M.S. Application☆16May 22, 2023Updated 2 years ago
- ☆11Nov 3, 2021Updated 4 years ago
- A Cycle-accurate Microarchitecture-level NAND Flash Memory System Simulation Framework☆28Mar 20, 2013Updated 13 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 5 months ago
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 9 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- Regex Engine using SIMD and Roaring-Bitmaps☆11Dec 26, 2022Updated 3 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆15Aug 4, 2021Updated 4 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆23Jun 8, 2024Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆22Jul 7, 2021Updated 4 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆17May 25, 2024Updated last year
- Run RISC-V development environment using docker☆18Feb 18, 2023Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82May 2, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Library of open source PDKs☆68Mar 3, 2026Updated 3 weeks ago
- Raspberry Pi - BCM2835☆22Jun 2, 2017Updated 8 years ago
- QNX QT Applications☆25Sep 19, 2017Updated 8 years ago