anlit75 / ADPLLLinks
All Digital Phase-Locked Loop (ADPLL)
☆24Updated last year
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- Verilog digital signal processing components☆161Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated 3 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆95Updated last year
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- ☆170Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 8 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆36Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆79Updated 2 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- ☆83Updated 10 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆186Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆158Updated 4 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆200Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 4 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆70Updated 2 months ago
- SystemVerilog Tutorial☆182Updated last week
- Verilog RTL Design☆46Updated 4 years ago
- ☆43Updated 3 years ago