All Digital Phase-Locked Loop (ADPLL)
☆41Jan 16, 2024Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆16Apr 14, 2026Updated 4 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- A simple python/numpy script for calculating successive Brillouin zones of lattices.☆10Nov 20, 2016Updated 9 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 3 years ago
- Signal processing features based on xtensor☆12Nov 25, 2023Updated 2 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago
- 12.5 MHz - 6400 MHz (LMX2572) or even up to 20 GHz (LMX2595) generator board with int./ext. reference.☆18Jan 1, 2022Updated 4 years ago
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 3 years ago
- Yet another port of FreeRTOS to Beaglebone Black (AM335x)☆11Dec 8, 2016Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆37Aug 27, 2026Updated last week
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆89May 2, 2021Updated 5 years ago
- Simple Simulator of ARMv6m instructions☆18May 23, 2017Updated 9 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 5 years ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 8 months ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated last week
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 11 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆233Oct 6, 2025Updated 10 months ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆47Aug 11, 2026Updated 3 weeks ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 3 years ago
- ☆17Nov 21, 2016Updated 9 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated 2 months ago
- design and verification of asynchronous circuits☆51Aug 19, 2026Updated 2 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆45Jun 30, 2026Updated 2 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆141Jun 10, 2026Updated 2 months ago
- ☆23Updated this week
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆18Apr 7, 2024Updated 2 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75May 13, 2026Updated 3 months ago
- Python package for design and simulation of RF phase-locked loops☆15Apr 23, 2022Updated 4 years ago