All Digital Phase-Locked Loop (ADPLL)
☆31Jan 16, 2024Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- hq2x scaling algorithm updated to support RGBA☆17Jan 14, 2016Updated 10 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆37Mar 22, 2026Updated 3 weeks ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 4 years ago
- ☆16Nov 21, 2016Updated 9 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- 12.5 MHz - 6400 MHz (LMX2572) or even up to 20 GHz (LMX2595) generator board with int./ext. reference.☆17Jan 1, 2022Updated 4 years ago
- ☆19Jul 12, 2024Updated last year
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- Simple Simulator of ARMv6m instructions☆18May 23, 2017Updated 8 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 9 months ago
- wireless channel sims -- equalizer, concatenated ecc, diversity, 802.11b standard, cdma decoder, single-user MIMO, OFDM☆10Jun 3, 2020Updated 5 years ago
- 半导体器件物理 LaTeX笔记☆13Apr 19, 2025Updated 11 months ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆27Apr 26, 2020Updated 5 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Arithmetic Coding for Data Compression☆16Feb 13, 2026Updated last month
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 6 months ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- 东南大学研究生一年级集成电路学院期末考试复习资料☆16Dec 24, 2023Updated 2 years ago
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- This software is a tool for designing electronic circuits using LaTeX. With an intuitive graphical interface, you can create complex circ…☆22Jun 5, 2025Updated 10 months ago
- Record of my M.S. Application☆16May 22, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A Cycle-accurate Microarchitecture-level NAND Flash Memory System Simulation Framework☆28Mar 20, 2013Updated 13 years ago
- 使用QT作为上位机，利用串口通信，将STM32传入的温度数据变为折线图的形式显示出。☆12Sep 7, 2022Updated 3 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆12Oct 20, 2025Updated 5 months ago
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- WIP kernel for Nubia Z17 mini NX569J NX569H, Z17 mini S NX589 and Z17 Lite NX591☆16Mar 17, 2019Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 10 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VSD workshop - Phase Locked Loop(PLL) IC Design☆15Aug 4, 2021Updated 4 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆22Jul 7, 2021Updated 4 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆18May 25, 2024Updated last year
- 本仓库搜集了东南大学网络空间安全专业的研究生各科期末试卷☆16Jan 10, 2022Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆83May 2, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆83Jun 12, 2023Updated 2 years ago