anlit75 / ADPLLLinks
All Digital Phase-Locked Loop (ADPLL)
☆20Updated last year
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Automatic generation of real number models from analog circuits☆45Updated last year
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆68Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- FPGA and Digital ASIC Build System☆78Updated 2 weeks ago
- Generate UVM register model from compiled SystemRDL input☆59Updated last month
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Verilog digital signal processing components☆158Updated 3 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Open Source PHY v2☆31Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year