All Digital Phase-Locked Loop (ADPLL)
☆38Jan 16, 2024Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 9 months ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆15Apr 14, 2026Updated 3 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Basic Simulink Blocks for modeling CDRs and PLLs☆16Apr 25, 2020Updated 6 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆59Nov 16, 2023Updated 2 years ago
- A simple python/numpy script for calculating successive Brillouin zones of lattices.☆10Nov 20, 2016Updated 9 years ago
- Signal processing features based on xtensor☆12Nov 25, 2023Updated 2 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- 12.5 MHz - 6400 MHz (LMX2572) or even up to 20 GHz (LMX2595) generator board with int./ext. reference.☆18Jan 1, 2022Updated 4 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Yet another port of FreeRTOS to Beaglebone Black (AM335x)☆11Dec 8, 2016Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆16May 22, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆30Jun 2, 2026Updated last month
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Python code examples for SIGLENT gear☆20Oct 16, 2022Updated 3 years ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆86May 2, 2021Updated 5 years ago
- Simple Simulator of ARMv6m instructions☆18May 23, 2017Updated 9 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- wireless channel sims -- equalizer, concatenated ecc, diversity, 802.11b standard, cdma decoder, single-user MIMO, OFDM☆10Jun 3, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An EDA tool for automatic device sizing using Gm/Id method.☆17Jan 10, 2026Updated 6 months ago
- Replace Tcl scripting with Python☆18Apr 3, 2026Updated 3 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆93Mar 19, 2026Updated 4 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 10 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆223Oct 6, 2025Updated 9 months ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆43Jul 7, 2026Updated 2 weeks ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- ☆17Nov 21, 2016Updated 9 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated 2 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆41Jun 30, 2026Updated 3 weeks ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆138Jun 10, 2026Updated last month
- ☆21Updated this week
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆17Apr 7, 2024Updated 2 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago