anlit75 / ADPLLLinks
All Digital Phase-Locked Loop (ADPLL)
☆18Updated last year
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆47Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Simple single-port AXI memory interface☆46Updated last year
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- ideas and eda software for vlsi design☆50Updated last month
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- General Purpose AXI Direct Memory Access☆59Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆73Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆84Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- SpinalHDL Hardware Math Library☆90Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated 11 months ago
- This is the repository for the IEEE version of the book☆71Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Automatic generation of real number models from analog circuits☆44Updated last year