All Digital Phase-Locked Loop (ADPLL)
☆36Jan 16, 2024Updated 2 years ago
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Simulink Blocks for modeling CDRs and PLLs☆16Apr 25, 2020Updated 6 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- ☆17Nov 21, 2016Updated 9 years ago
- A simple python/numpy script for calculating successive Brillouin zones of lattices.☆10Nov 20, 2016Updated 9 years ago
- 12.5 MHz - 6400 MHz (LMX2572) or even up to 20 GHz (LMX2595) generator board with int./ext. reference.☆18Jan 1, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- ☆20Jul 12, 2024Updated last year
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- Simple Simulator of ARMv6m instructions☆18May 23, 2017Updated 9 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆14Apr 14, 2026Updated 2 months ago
- ☆69Jul 28, 2024Updated last year
- 半导体器件物理 LaTeX笔记☆14Apr 19, 2025Updated last year
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yet another port of FreeRTOS to Beaglebone Black (AM335x)☆11Dec 8, 2016Updated 9 years ago
- ☆27Apr 26, 2020Updated 6 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Arithmetic Coding for Data Compression☆16Feb 13, 2026Updated 4 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 9 months ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- 东南大学研究生一年级集成电路学院期末考试复习资料☆18Dec 24, 2023Updated 2 years ago
- Innervator: Hardware Acceleration for Neural Networks☆21Aug 3, 2024Updated last year
- Record of my M.S. Application☆16May 22, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 8 months ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- WIP kernel for Nubia Z17 mini NX569J NX569H, Z17 mini S NX589 and Z17 Lite NX591☆16Mar 17, 2019Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 6 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated 2 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 4 years ago
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 5 years ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆26Jun 8, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆24Jul 7, 2021Updated 4 years ago
- 本仓库搜集了东南大学网络空间安全专业的研究生各科期末试卷☆16Jan 10, 2022Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆24Apr 11, 2023Updated 3 years ago
- Raspberry Pi - BCM2835☆22Jun 2, 2017Updated 9 years ago
- QNX QT Applications☆25Sep 19, 2017Updated 8 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆91Jun 12, 2023Updated 3 years ago