anlit75 / ADPLLLinks
All Digital Phase-Locked Loop (ADPLL)
☆22Updated last year
Alternatives and similar repositories for ADPLL
Users that are interested in ADPLL are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆49Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ideas and eda software for vlsi design☆50Updated last week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆91Updated last year
- ☆43Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆168Updated 2 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆35Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆114Updated last week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆71Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆193Updated last week
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆183Updated last year
- Static Timing Analysis Full Course☆62Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆69Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆87Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆78Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago