akshaymdas / OpenLANE-SkyWater130-workshopLinks
This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop helps to familiarise with the efabless OpenLANE VLSI design flow RTL2GDS and the Skywater 130nm PDK.
☆22Updated 4 years ago
Alternatives and similar repositories for OpenLANE-SkyWater130-workshop
Users that are interested in OpenLANE-SkyWater130-workshop are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- ☆13Updated last year
- ☆14Updated 2 years ago
- Static Timing Analysis Full Course☆62Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆114Updated last week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆92Updated last year
- Structured UVM Course☆52Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆55Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 2 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- SystemVerilog RTL Linter for YoSys☆21Updated 11 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆39Updated 4 months ago
- ☆37Updated 5 months ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Design Verification Engineer interview preparation guide.☆38Updated 4 months ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- ☆84Updated 3 years ago