rnunes2311 / SAR_ADC_12bit
12 bit SAR ADC IP in Skywater 130 nm PDK
☆14Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for SAR_ADC_12bit
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- Open Analog Design Environment☆22Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆29Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated this week
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆16Updated last year
- A 10bit SAR ADC in Sky130☆20Updated last year
- components and examples for creating radio ICs using the open skywater 130nm PDK☆17Updated 3 years ago
- Skywaters 130nm Klayout PDK☆19Updated last month
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- A Spice simulation interface☆9Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- ☆16Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆17Updated 4 years ago
- ☆12Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- A python3 gm/ID starter kit☆39Updated 2 months ago
- Reinforcement learning assisted analog layout design flow.☆11Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- A C++ VLSI circuit schematic and layout database library☆13Updated 4 months ago