rnunes2311 / SAR_ADC_12bitView external linksLinks
12 bit SAR ADC IP in Skywater 130 nm PDK
☆24May 30, 2024Updated last year
Alternatives and similar repositories for SAR_ADC_12bit
Users that are interested in SAR_ADC_12bit are comparing it to the libraries listed below
Sorting:
- A 10bit SAR ADC in Sky130☆30Dec 4, 2022Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- 12 bit SAR ADC for TinyTapeout 7☆14May 30, 2024Updated last year
- ☆30Feb 4, 2021Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Raw data collected about the SKY130 process technology.☆61May 7, 2023Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Jan 20, 2023Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 7 months ago
- gnucap mirror (read only)☆31Feb 7, 2026Updated last week
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆71Apr 9, 2018Updated 7 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- Files for Advanced Integrated Circuits☆36Jan 17, 2026Updated 3 weeks ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago
- ☆15Jun 22, 2023Updated 2 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆194Nov 13, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- Custom IC Creator Simulation tools☆21Dec 29, 2025Updated last month
- ☆44Jan 26, 2020Updated 6 years ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆21Jan 5, 2026Updated last month
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆26Dec 4, 2025Updated 2 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆95Mar 6, 2022Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆23Dec 3, 2023Updated 2 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago