rnunes2311 / SAR_ADC_12bit
12 bit SAR ADC IP in Skywater 130 nm PDK
☆14Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for SAR_ADC_12bit
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 9 months ago
- A 10bit SAR ADC in Sky130☆19Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- Open Analog Design Environment☆22Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆17Updated 3 years ago
- ☆29Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- ☆11Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆37Updated 3 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Completed LDO Design for Skywaters 130nm☆14Updated last year
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Skywaters 130nm Klayout PDK☆19Updated 3 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 8 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆17Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Online viewer of Xschem schematic files☆20Updated 3 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- ☆39Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆17Updated 6 months ago
- A Spice simulation interface☆9Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year