☆19Jul 12, 2024Updated last year
Alternatives and similar repositories for sky130_sram_macros
Users that are interested in sky130_sram_macros are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82May 2, 2021Updated 4 years ago
- 基于机器视觉的焊缝检测机器人☆18Dec 15, 2023Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆49Dec 6, 2020Updated 5 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- ☆16Aug 15, 2021Updated 4 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆78Sep 17, 2022Updated 3 years ago
- List Decoder for the Polarization Weight family of Quantum Polar Code.☆12Feb 3, 2025Updated last year
- Project work on Spatial modulation and Quadrature Spatial modulation☆11Apr 9, 2018Updated 7 years ago
- Record of my M.S. Application☆16May 22, 2023Updated 2 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- All Digital Phase-Locked Loop (ADPLL)☆28Jan 16, 2024Updated 2 years ago
- Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.☆14Nov 4, 2025Updated 4 months ago
- Matlab implementation of DSM☆14Nov 5, 2019Updated 6 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- ☆11Feb 2, 2026Updated last month
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- 2021电子设计竞赛工程文档☆11Dec 15, 2023Updated 2 years ago
- Electric Circuits Domain for webGME☆16Mar 30, 2023Updated 2 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- ☆16Jan 1, 2023Updated 3 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆28Jun 12, 2018Updated 7 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆38Mar 9, 2024Updated 2 years ago
- Quickstart for Spatial language☆35Oct 1, 2020Updated 5 years ago
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- ☆16Feb 10, 2021Updated 5 years ago
- ☆15Jul 30, 2021Updated 4 years ago
- APB master and slave developed in RTL.☆23Oct 25, 2025Updated 4 months ago
- "乐吧的数学" 使用的代码☆85Dec 24, 2025Updated 3 months ago
- RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor☆16Mar 3, 2026Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- ☆20Apr 19, 2024Updated last year
- ☆19Sep 12, 2022Updated 3 years ago
- 5G NR LDPC MATLAB implementation☆33May 31, 2024Updated last year
- ☆38Jul 12, 2025Updated 8 months ago