Alternatives and similar repositories for HLS_hls4ml_Tutorial:

Users that are interested in HLS_hls4ml_Tutorial are comparing it to the libraries listed below

• fastmachinelearning / hls4ml-live-demo
  Live demo of hls4ml on embedded platforms such as the Pynq-Z2
  ☆9Updated 4 months ago
• walkieq / RNN_HLS
  An LSTM template and a few examples using Vivado HLS
  ☆43Updated 8 months ago
• sharc-lab / FPGA_ECE8893
  ☆33Updated last week
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆27Updated 4 years ago
• bol-edu / course-lab_1
  Board: PYNQ-Z2, Vitis version: 2022.1
  ☆18Updated 4 months ago
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆42Updated 4 years ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆37Updated 3 months ago
• thesps / conifer
  Fast inference of Boosted Decision Trees in FPGAs
  ☆51Updated last week
• yuyuranium / FPGA-Project-2022-simple-tpu
  Systolic array based simple TPU for CNN on PYNQ-Z2
  ☆21Updated 2 years ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆69Updated last month
• Xilinx / Alveo-PYNQ
  Introductory examples for using PYNQ with Alveo
  ☆49Updated last year
• Xilinx / PYNQ_Composable_Pipeline
  PYNQ Composabe Overlays
  ☆69Updated 7 months ago
• sumilao / Zynq-7000-DPU-TRD
  Zynq-7000 DPU TRD
  ☆44Updated 5 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆188Updated last month
• jmjos / ratatoskr
  Ratatoskr NoC Simulator
  ☆22Updated 3 years ago
• AlexMontgomerie / fpgaconvnet-hls
  ☆27Updated 2 months ago
• AlexMontgomerie / fpgaconvnet-model
  Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
  ☆28Updated 2 months ago
• ntampouratzis / FPGA-based-LSTM
  A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks
  ☆23Updated 3 years ago
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆17Updated 8 months ago
• akilm / FPU-IEEE-754
  Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…
  ☆47Updated 5 months ago
• ac-optimus / Convolution-using-systolic-arrays
  ☆60Updated 6 years ago
• arm-university / SoC-design-and-prototyping-Research-Enablement-Kit
  SoC design & prototyping
  ☆10Updated 2 years ago
• hajin-kim / FPGA_Tutorial_with_HLS
  FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS
  ☆14Updated 3 years ago
• lite-david / comet
  RISC-V ISA based 32-bit processor written in HLS
  ☆17Updated 5 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 3 years ago
• MakarenaLabs / Common-PL-Devices-on-PYNQ
  Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
  ☆32Updated 3 years ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆32Updated last year
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆54Updated 3 years ago
• Kareem-Emad / DCNN-Accelerator
  Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.
  ☆12Updated 5 years ago