jmduarte / HLS_hls4ml_TutorialLinks
HLS & hls4ml Tutorial
☆15Updated 5 years ago
Alternatives and similar repositories for HLS_hls4ml_Tutorial
Users that are interested in HLS_hls4ml_Tutorial are comparing it to the libraries listed below
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆241Updated 4 months ago
- Vitis HLS Library for FINN☆213Updated this week
- DPU on PYNQ☆237Updated 5 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆177Updated last year
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- AMD University Program HLS tutorial☆123Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆168Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆144Updated 11 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆74Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆240Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆222Updated last year
- ☆124Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Updated 11 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated this week
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆113Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆125Updated 5 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆38Updated last year
- IC implementation of TPU☆144Updated 6 years ago
- IC implementation of Systolic Array for TPU