HEAPLab / TAFFO
Tuning Assistant for Floating point to Fixed point Optimization
☆19Updated 2 years ago
Alternatives and similar repositories for TAFFO:
Users that are interested in TAFFO are comparing it to the libraries listed below
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆25Updated 11 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Updated 4 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- RTLCheck☆20Updated 6 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆14Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- ☆40Updated this week
- CGRA Compilation Framework☆83Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- ☆28Updated 2 years ago
- ☆11Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 5 months ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- ☆10Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago