HEAPLab / TAFFOLinks
Tuning Assistant for Floating point to Fixed point Optimization
☆19Updated 3 years ago
Alternatives and similar repositories for TAFFO
Users that are interested in TAFFO are comparing it to the libraries listed below
Sorting:
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- ☆11Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated 11 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆96Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- A Hardware Pipeline Description Language☆45Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆52Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 3 months ago
- ☆27Updated 7 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆15Updated 4 years ago