HEAPLab / TAFFOLinks
Tuning Assistant for Floating point to Fixed point Optimization
☆19Updated 3 years ago
Alternatives and similar repositories for TAFFO
Users that are interested in TAFFO are comparing it to the libraries listed below
Sorting:
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- ☆11Updated 3 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- ☆24Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated 11 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- ☆19Updated 5 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- CGRA Compilation Framework☆83Updated last year
- Useful utilities for BAR projects☆31Updated last year
- ☆27Updated 7 years ago