WukLab / FPGA-OSLinks
☆35Updated 4 years ago
Alternatives and similar repositories for FPGA-OS
Users that are interested in FPGA-OS are comparing it to the libraries listed below
Sorting:
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 2 months ago
- ☆34Updated 10 years ago
- ☆72Updated 10 months ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Updated 5 years ago
- SmartNIC☆14Updated 7 years ago
- ☆20Updated 4 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Updated last year
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated 3 weeks ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 4 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆78Updated 2 months ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆31Updated 9 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆15Updated 2 years ago
- ☆22Updated last month
- corundum work on vu13p☆22Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Updated 4 years ago
- Networking Template Library for Vivado HLS☆29Updated 5 years ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Updated 5 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago