WukLab / FPGA-OSLinks
☆35Updated 4 years ago
Alternatives and similar repositories for FPGA-OS
Users that are interested in FPGA-OS are comparing it to the libraries listed below
Sorting:
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆37Updated 6 months ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆18Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- SmartNIC☆14Updated 6 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- ☆34Updated 9 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆50Updated this week
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆19Updated 4 years ago
- ☆14Updated 2 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 3 years ago
- corundum work on vu13p☆19Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 9 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated last week
- Pin based tool for simulation of rack-scale disaggregated memory systems☆29Updated 6 months ago
- ☆68Updated 7 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- ☆20Updated 4 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Updated 5 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago