Alternatives and similar repositories for warp-artifacts:

Users that are interested in warp-artifacts are comparing it to the libraries listed below

• axbryd / hXDP-Artifacts
  ☆57Updated 4 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• datenlord / wavebpf
  High-performance eBPF implementation in hardware.
  ☆26Updated 2 years ago
• WukLab / FPGA-OS
  ☆33Updated 3 years ago
• pcie-bench / pcie-model
  ☆59Updated 6 months ago
• WukLab / Pythia
  Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.
  ☆26Updated 4 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 3 years ago
• multitenancy-project / menshen
  ☆45Updated 2 years ago
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆10Updated 6 years ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆67Updated 2 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• dskarlatos / ElasticCuckooHashing
  (elastic) cuckoo hashing
  ☆13Updated 4 years ago
• efeslab / optimus-hypervisor
  ☆18Updated 3 years ago
• akshithasriraman / Accelerometer
  The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…
  ☆15Updated 5 years ago
• programmable-scheduling / pifo-hardware
  ☆30Updated 9 years ago
• BorisPis / nicmem-asplos22-artifact
  ☆15Updated last year
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆17Updated 4 years ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆24Updated 4 years ago
• MoatLab / LeapIO
  LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)
  ☆27Updated 3 years ago
• smcclure20 / scheduling-policies-sim
  ☆20Updated 2 years ago
• utnslab / RingleaderNIC
  ☆13Updated last year
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆21Updated 6 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆54Updated 2 years ago
• FAST-UIUC / iat-pqos
  Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities
  ☆15Updated 2 years ago
• packet-transactions / domino-compiler
  The Domino compiler to run packet programs on pipelined switches
  ☆29Updated 3 years ago
• cheetahlb / cheetah-tcp-timestamp-tofino
  Implementation of Stateless and Stateful Cheetah with TCP timestamps for the Tofino P4 target
  ☆19Updated 3 years ago
• Terabit-Ethernet / NetChannel
  ☆41Updated 6 months ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆71Updated 2 years ago
• NetSys / resq
  ☆15Updated 6 years ago
• bestephe / loom
  The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"
  ☆30Updated 5 years ago