axbryd / warp-artifactsLinks
Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
☆17Updated 3 years ago
Alternatives and similar repositories for warp-artifacts
Users that are interested in warp-artifacts are comparing it to the libraries listed below
Sorting:
- ☆59Updated 4 years ago
- High-performance eBPF implementation in hardware.☆27Updated 3 years ago
- ☆14Updated 2 years ago
- ☆33Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆70Updated 2 years ago
- ☆16Updated last year
- ☆48Updated 2 years ago
- ☆62Updated 3 months ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Implementation of Stateless and Stateful Cheetah with TCP timestamps for the Tofino P4 target☆20Updated 3 years ago
- ☆43Updated 10 months ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 5 months ago
- ☆32Updated 9 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- ☆15Updated 6 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆27Updated 4 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆35Updated 8 months ago
- corundum work on vu13p☆18Updated last year
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago