axbryd / warp-artifactsLinks
Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
☆17Updated 3 years ago
Alternatives and similar repositories for warp-artifacts
Users that are interested in warp-artifacts are comparing it to the libraries listed below
Sorting:
- ☆59Updated 4 years ago
- ☆35Updated 4 years ago
- ☆51Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- ☆66Updated 6 months ago
- ☆14Updated 2 years ago
- ☆33Updated 9 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆70Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆28Updated 4 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- High-performance eBPF implementation in hardware.☆27Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 8 months ago
- SmartNIC☆14Updated 6 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆73Updated 2 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- ☆17Updated last year
- The Domino compiler to run packet programs on pipelined switches☆29Updated 4 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 3 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆28Updated 3 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆19Updated last year
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago