axbryd / warp-artifactsLinks
Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
☆17Updated 3 years ago
Alternatives and similar repositories for warp-artifacts
Users that are interested in warp-artifacts are comparing it to the libraries listed below
Sorting:
- ☆59Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- ☆63Updated 4 months ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆70Updated 2 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆28Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- ☆33Updated 4 years ago
- ☆51Updated 2 years ago
- ☆16Updated last year
- ☆33Updated 9 years ago
- High-performance eBPF implementation in hardware.☆27Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- ☆43Updated 11 months ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- zMonkey is an open-source 200G network impairment emulator tool☆21Updated 3 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ☆15Updated 6 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- ☆14Updated 2 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆30Updated 6 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- SocksDirect code repository☆19Updated 2 years ago
- ReDMArk: Bypassing RDMA Security Mechanisms.☆41Updated 4 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆36Updated 9 months ago
- ☆20Updated 3 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago
- Morpheus: Domain Specific Run Time Optimization for Software Data Planes -- Presented at ASPLOS22☆34Updated last year