emanueledelsozzo / awesome-fpga-programming
An awesome curated list of languages and tools to program FPGAs
☆61Updated 2 years ago
Alternatives and similar repositories for awesome-fpga-programming:
Users that are interested in awesome-fpga-programming are comparing it to the libraries listed below
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆82Updated 2 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆85Updated 10 months ago
- Next generation CGRA generator☆108Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 10 months ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated last week
- FPGA version of Rodinia in HLS C/C++☆32Updated 4 years ago
- ☆33Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- Intel Compiler for SystemC☆24Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated this week
- Brief SystemC getting started tutorial☆88Updated 5 years ago
- DASS HLS Compiler☆28Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆52Updated this week
- ☆89Updated last year
- FPGA tool performance profiling☆102Updated 11 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- Tutorials on HLS Design☆51Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 3 weeks ago
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- ☆57Updated last year
- ☆77Updated 11 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆149Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆89Updated this week