An awesome curated list of languages and tools to program FPGAs
☆74Jun 22, 2022Updated 3 years ago
Alternatives and similar repositories for awesome-fpga-programming
Users that are interested in awesome-fpga-programming are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- Image Registration on FPGAs☆21Aug 28, 2022Updated 3 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- ☆16Mar 10, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- A list of resources for metadata tools, standards and/or development☆12Jun 20, 2018Updated 7 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆10Oct 19, 2017Updated 8 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- Dynamic analysis tool to find memory overlaps in an executable☆10Apr 25, 2022Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- A curated list of awesome WAGO tutorials, guides, projects and resources.☆14Apr 3, 2021Updated 5 years ago
- ☆10Jan 21, 2018Updated 8 years ago
- LOGAN: High-Performance Multi-GPU X-Drop Long-Read Alignment.☆30Sep 23, 2022Updated 3 years ago
- A curated list of my GitHub stars by stargazed☆22Updated this week
- A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making☆22Nov 17, 2023Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Awesome Lists☆13Feb 25, 2019Updated 7 years ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- Collections and tutorials for ROCm☆33May 25, 2025Updated last year
- Polyglot CUDA integration for the GraalVM☆18Apr 6, 2025Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆41Oct 7, 2025Updated 7 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 3 weeks ago
- A curated list of various learning resources for computer graphics on mobile devices.☆118May 9, 2026Updated 2 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆14Aug 20, 2020Updated 5 years ago
- ☆35Sep 10, 2024Updated last year