An awesome curated list of languages and tools to program FPGAs
☆76Jun 22, 2022Updated 4 years ago
Alternatives and similar repositories for awesome-fpga-programming
Users that are interested in awesome-fpga-programming are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- Image Registration on FPGAs☆21Aug 28, 2022Updated 4 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆17Jan 10, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A curated list of awesome open source hardware design tools☆91Jun 20, 2025Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 4 years ago
- ☆10Oct 19, 2017Updated 8 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- TAIDL: Tensor Accelerator ISA Definition Language☆23Updated this week
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 5 years ago
- LOGAN: High-Performance Multi-GPU X-Drop Long-Read Alignment.☆30Sep 23, 2022Updated 4 years ago
- ☆10Jan 21, 2018Updated 8 years ago
- The repository for the 2024 IEEE Cloud Submission of OS4C☆10Oct 22, 2024Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- A collection of resources on FPGA devices and development in general☆400May 25, 2017Updated 9 years ago
- Collections and tutorials for ROCm☆32May 25, 2025Updated last year
- A curated list of awesome resources for HDL design and verification☆179Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- ☆42Sep 19, 2026Updated 3 weeks ago
- A curated list of adapters from the community which can be used with Open-RMF☆56May 19, 2026Updated 4 months ago
- My Awesome List of anything cool that my curious mind finds interesting☆32Jul 8, 2024Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆43Sep 7, 2026Updated last month
- Polyglot CUDA integration for the GraalVM☆18Apr 6, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆132Mar 15, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆29Jul 5, 2026Updated 3 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Awesome Hardware Development CheatSheet☆16Aug 30, 2017Updated 9 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆12Mar 23, 2025Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 5 months ago