emanueledelsozzo / awesome-fpga-programmingLinks
An awesome curated list of languages and tools to program FPGAs
☆63Updated 2 years ago
Alternatives and similar repositories for awesome-fpga-programming
Users that are interested in awesome-fpga-programming are comparing it to the libraries listed below
Sorting:
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Next generation CGRA generator☆111Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- Algorithmic C Machine Learning Library☆23Updated 5 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- ☆59Updated last week
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- ☆35Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 2 months ago
- ☆61Updated last week
- ☆86Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- Chisel components for FPGA projects☆124Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 10 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆94Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- BlackParrot on Zynq☆41Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year