fpgasystems / GPU-FPGA-Recommendation-SystemLinks
FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters
☆17Updated 4 years ago
Alternatives and similar repositories for GPU-FPGA-Recommendation-System
Users that are interested in GPU-FPGA-Recommendation-System are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- ☆38Updated 7 months ago
- ☆24Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆36Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆72Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆27Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆22Updated 3 years ago
- corundum work on vu13p☆23Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- course design☆23Updated 7 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆16Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year