fpgasystems / GPU-FPGA-Recommendation-SystemLinks
FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters
☆16Updated 4 years ago
Alternatives and similar repositories for GPU-FPGA-Recommendation-System
Users that are interested in GPU-FPGA-Recommendation-System are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆36Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- ☆33Updated 4 months ago
- ☆24Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- corundum work on vu13p☆19Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆72Updated 2 years ago
- ☆30Updated 6 years ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 months ago
- ☆37Updated 5 months ago