arkhadem / DX100Links
Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper
☆13Updated 3 months ago
Alternatives and similar repositories for DX100
Users that are interested in DX100 are comparing it to the libraries listed below
Sorting:
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆27Updated last year
- Processing in Memory Emulation☆21Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 5 months ago
- ☆25Updated last year
- A Cycle-level simulator for M2NDP☆29Updated 3 months ago
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆25Updated 2 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year
- Sharing the codebase and steps for artifact evaluation/reproduction for MICRO 2024 paper☆9Updated 11 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- ☆28Updated 2 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated 11 months ago
- NeuraChip Accelerator Simulator☆13Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated 11 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 7 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆60Updated 7 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆17Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Heterogenous ML accelerator☆18Updated 2 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 6 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆25Updated last month