arkhadem / DX100Links
Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper
☆14Updated last month
Alternatives and similar repositories for DX100
Users that are interested in DX100 are comparing it to the libraries listed below
Sorting:
- Processing in Memory Emulation☆22Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆31Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- ☆11Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 10 months ago
- PIMeval simulator and PIMbench suite☆40Updated last month
- ☆26Updated 2 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- A Cycle-level simulator for M2NDP☆32Updated 4 months ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆52Updated 2 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆67Updated 2 weeks ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆78Updated 7 months ago
- ☆33Updated 5 months ago
- ☆28Updated 2 years ago
- ☆69Updated 4 years ago