The wafer-native AI accelerator simulation platform and inference engine.
☆63Jan 1, 2026Updated 7 months ago
Alternatives and similar repositories for WaferAI-SIM
Users that are interested in WaferAI-SIM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Artifact of Chimera☆18May 6, 2025Updated last year
- A GPU analytical model for LLM inference [ISCA 25]☆20May 4, 2026Updated 3 months ago
- An open platform for exploring scale-up network systems.☆20Mar 16, 2026Updated 4 months ago
- ☆67Jun 3, 2025Updated last year
- ☆30Jul 28, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- WaferLLM: Large Language Model Inference at Wafer Scale☆115Jun 12, 2026Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆116Apr 28, 2025Updated last year
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated last week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆83Mar 12, 2025Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆115Apr 26, 2025Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆209Jan 8, 2026Updated 7 months ago
- ☆263Oct 24, 2025Updated 9 months ago
- ☆19Updated this week
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆107Oct 15, 2025Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ASTRA-sim2.0: Modeling Hierarchical Networks and Disaggregated Systems for Large-model Training at Scale☆659Apr 25, 2026Updated 3 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- 关于移植模型至gemmini的文档☆34May 4, 2022Updated 4 years ago
- ☆19Nov 11, 2024Updated last year
- a static analytical model for LLM distributed training☆166May 11, 2026Updated 3 months ago
- LLMServingSim 2.0: A Unified Simulator for Heterogeneous and Disaggregated LLM Serving Infrastructure☆356Jul 29, 2026Updated last week
- [ISCA 2025] Official Implementation of "MicroScopiQ: Accelerating Foundational Models through Outlier-Aware Microscaling Quantization"☆24Oct 30, 2025Updated 9 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆62Sep 1, 2025Updated 11 months ago
- ☆35Jul 9, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆42Jul 2, 2026Updated last month
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆135Updated this week
- Repository to host and maintain SCALE-Sim code☆503Jun 28, 2026Updated last month
- ☆164Jun 24, 2024Updated 2 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆29May 19, 2023Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆76Jun 30, 2024Updated 2 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Jun 29, 2026Updated last month
- ☆30Feb 27, 2025Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆87Jul 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆64Aug 11, 2024Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Updated this week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Updated this week
- Simulate distributed LLM training and inference across GPU clusters in your browser. Memory, throughput, cost, and parallelism strategy p…☆34Apr 1, 2026Updated 4 months ago
- ☆59Oct 14, 2025Updated 9 months ago
- ☆124Nov 17, 2023Updated 2 years ago
- ☆156Jul 24, 2026Updated 2 weeks ago