The wafer-native AI accelerator simulation platform and inference engine.
☆52Jan 1, 2026Updated 2 months ago
Alternatives and similar repositories for WaferAI-SIM
Users that are interested in WaferAI-SIM are comparing it to the libraries listed below
Sorting:
- ☆59Nov 29, 2025Updated 3 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆111Apr 28, 2025Updated 10 months ago
- ☆19Oct 7, 2025Updated 5 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- WaferLLM: Large Language Model Inference at Wafer Scale☆96Jan 7, 2026Updated 2 months ago
- ☆62Jun 3, 2025Updated 9 months ago
- ☆29Aug 4, 2025Updated 7 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- ☆118Nov 17, 2023Updated 2 years ago
- A comprehensive content-addressable accelerator simulation framework.☆20Nov 15, 2024Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- ☆140Jun 24, 2024Updated last year
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- ☆27Feb 27, 2025Updated last year
- A Python reference implementation of rigid body dynamics algorithms☆18Jul 17, 2023Updated 2 years ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- ☆231Oct 24, 2025Updated 4 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆186Jan 23, 2026Updated 2 months ago
- A decentralized scalar timestamp scheme☆16Apr 12, 2021Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Zynq 7020 移植Threadx 官方例程 (来自expresslogic.sharefile.com)☆11Mar 11, 2022Updated 4 years ago
- ☆23Oct 31, 2023Updated 2 years ago
- ☆12Apr 6, 2025Updated 11 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆235Aug 24, 2020Updated 5 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆94Apr 26, 2025Updated 10 months ago
- GoPTX: Fine-grained GPU Kernel Fusion by PTX-level Instruction Flow Weaving☆20Jul 30, 2025Updated 7 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- ☆12Aug 18, 2023Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 4 months ago
- ☆18May 1, 2024Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- ☆49Apr 22, 2021Updated 4 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆191Jan 8, 2026Updated 2 months ago
- Rebuild YatSenOS On RISC-V 64.☆23Jan 6, 2022Updated 4 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Feb 12, 2021Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆75Jul 25, 2025Updated 7 months ago