FCAS-LAB / chiplet_simulatorsLinks
A list of our chiplet simulaters
☆32Updated 2 months ago
Alternatives and similar repositories for chiplet_simulators
Users that are interested in chiplet_simulators are comparing it to the libraries listed below
Sorting:
- ☆32Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆30Updated last year
- An integrated CGRA design framework☆89Updated 2 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆29Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- ☆13Updated last year
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- ☆44Updated this week
- ☆53Updated 2 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆36Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆16Updated 2 years ago
- ☆9Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆41Updated 11 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago