FCAS-LAB / chiplet_simulatorsLinks
A list of our chiplet simulaters
☆33Updated 3 weeks ago
Alternatives and similar repositories for chiplet_simulators
Users that are interested in chiplet_simulators are comparing it to the libraries listed below
Sorting:
- ☆33Updated last month
- An integrated CGRA design framework☆90Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated last year
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- The open-sourced version of BOOM-Explorer☆42Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- ☆30Updated 8 months ago
- ☆46Updated 2 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆84Updated 2 months ago
- ☆24Updated last month
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- ☆31Updated last year
- ☆56Updated 3 months ago
- ☆17Updated 2 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 9 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆27Updated 5 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- ☆13Updated 2 years ago
- ☆13Updated 3 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆42Updated 3 months ago