FCAS-LAB / chiplet_simulatorsLinks
A list of our chiplet simulaters
☆33Updated last month
Alternatives and similar repositories for chiplet_simulators
Users that are interested in chiplet_simulators are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆38Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- gem5 repository to study chiplet-based systems☆78Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆22Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆55Updated last week
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- ☆56Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- ☆31Updated last year
- ☆35Updated 7 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆40Updated 4 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆30Updated 2 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆85Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ☆30Updated 9 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆13Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- CGRA Compilation Framework☆84Updated 2 years ago
- ☆47Updated last month