Yinxiao-Feng / chiplet-actuary
Cost Model
☆13Updated last month
Alternatives and similar repositories for chiplet-actuary
Users that are interested in chiplet-actuary are comparing it to the libraries listed below
Sorting:
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆114Updated 6 years ago
- ☆29Updated 5 months ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆199Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated 2 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- ☆66Updated 10 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆53Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- An integrated CGRA design framework☆88Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆235Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 10 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆80Updated 10 months ago
- PIMeval simulator and PIMbench suite☆26Updated this week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆184Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 5 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆160Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- PUMA Compiler☆28Updated 5 years ago