Yinxiao-Feng / chiplet-actuaryLinks
Cost Model
☆14Updated 2 months ago
Alternatives and similar repositories for chiplet-actuary
Users that are interested in chiplet-actuary are comparing it to the libraries listed below
Sorting:
- ☆33Updated 3 weeks ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆115Updated 6 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆68Updated 3 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆201Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆81Updated 2 months ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆22Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- ☆17Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆170Updated 2 years ago
- PUMA Compiler☆29Updated 5 years ago
- ☆65Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆144Updated this week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆187Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- some knowleage about SystemC/TLM etc.☆25Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆143Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆75Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- gem5 repository to study chiplet-based systems☆75Updated 6 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago