ucb-bar / AuRORALinks
Virtualized Accelerator Orchestration for Multi-Tenant Workloads
☆16Updated 7 months ago
Alternatives and similar repositories for AuRORA
Users that are interested in AuRORA are comparing it to the libraries listed below
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- ☆31Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆28Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆43Updated 3 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 5 months ago
- Asynchronous semantics for architectural simulation and synthesis.☆39Updated this week
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- ☆17Updated 3 weeks ago
- ☆68Updated this week
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- corundum work on vu13p☆19Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- ☆15Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆15Updated 4 years ago