ucb-bar / AuRORA
Virtualized Accelerator Orchestration for Multi-Tenant Workloads
☆11Updated 4 months ago
Alternatives and similar repositories for AuRORA:
Users that are interested in AuRORA are comparing it to the libraries listed below
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated 10 months ago
- ☆11Updated last year
- ☆12Updated 9 months ago
- ☆27Updated 2 years ago
- ☆12Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆22Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- ☆19Updated 2 years ago
- ☆25Updated 4 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆29Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- ☆35Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- ☆25Updated 3 years ago
- ☆3Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated this week
- ☆48Updated last month
- ☆8Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆20Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆11Updated 4 months ago