leesou / H2-LLM-ISCA-2025View external linksLinks
H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference
☆87Apr 26, 2025Updated 9 months ago
Alternatives and similar repositories for H2-LLM-ISCA-2025
Users that are interested in H2-LLM-ISCA-2025 are comparing it to the libraries listed below
Sorting:
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 5 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆186Jan 8, 2026Updated last month
- Processing-In-Memory (PIM) Simulator☆222Dec 12, 2024Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Sep 15, 2022Updated 3 years ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆90Updated this week
- ☆166Feb 1, 2025Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆492Feb 4, 2026Updated last week
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆36Feb 21, 2024Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 10 months ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Jan 7, 2025Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated last month
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Jun 19, 2024Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 10 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Apr 12, 2024Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆122Aug 27, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- ☆113Nov 17, 2023Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated 2 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated last month
- Utilities for paper writing.☆12Jan 11, 2026Updated last month
- ☆16Mar 8, 2025Updated 11 months ago
- ☆14Apr 8, 2025Updated 10 months ago
- ☆26Feb 27, 2025Updated 11 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Aug 26, 2024Updated last year
- ☆48Aug 23, 2021Updated 4 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆127Jun 27, 2023Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆124May 3, 2025Updated 9 months ago
- ☆13Nov 1, 2021Updated 4 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆18May 19, 2023Updated 2 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- [EMNLP 2024] Quantize LLM to extremely low-bit, and finetune the quantized LLMs☆15Jul 18, 2024Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- ☆224Oct 24, 2025Updated 3 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Apr 28, 2025Updated 9 months ago