CMU-SAFARI / ramulator2Links
Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and evaluation of new memory system designs (e.g., new DRAM standards, emerging RowHammer mitigation techniques). Described in our paper https://people.inf.ethz.ch/omutlu/pub/Ramulator2_arxiv23.pdf
☆392Updated last month
Alternatives and similar repositories for ramulator2
Users that are interested in ramulator2 are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆409Updated last year
- BookSim 2.0☆361Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆246Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆304Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆195Updated 5 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆491Updated last year
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆656Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆177Updated this week
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆177Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆344Updated last month
- A scalable High-Level Synthesis framework on MLIR☆274Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆207Updated 2 years ago
- The Sniper Multi-Core Simulator☆145Updated 10 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆279Updated 4 years ago
- Processing-In-Memory (PIM) Simulator☆189Updated 9 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- ☆99Updated last week
- Modeling Architectural Platform☆203Updated 3 weeks ago
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆137Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆162Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- ☆97Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- Network on Chip Simulator☆287Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago