Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and evaluation of new memory system designs (e.g., new DRAM standards, emerging RowHammer mitigation techniques). Described in our paper https://people.inf.ethz.ch/omutlu/pub/Ramulator2_arxiv23.pdf
☆499Feb 4, 2026Updated last month
Alternatives and similar repositories for ramulator2
Users that are interested in ramulator2 are comparing it to the libraries listed below
Sorting:
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆681Aug 29, 2023Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆451Aug 3, 2024Updated last year
- Fast and accurate DRAM power and energy estimation tool☆189Updated this week
- ☆133Jun 24, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆189Jan 8, 2026Updated last month
- Processing-In-Memory (PIM) Simulator☆222Dec 12, 2024Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆110Apr 28, 2025Updated 10 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆107Jun 19, 2024Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆342Feb 16, 2026Updated 2 weeks ago
- This is the top-level repository for the Accel-Sim framework.☆566Feb 15, 2026Updated 2 weeks ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆59Jul 22, 2025Updated 7 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆531Jun 25, 2024Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆182Oct 1, 2022Updated 3 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆125May 3, 2025Updated 10 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆91Apr 26, 2025Updated 10 months ago
- BookSim 2.0☆404Jun 24, 2024Updated last year
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 6 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 6 months ago
- A Cycle-level simulator for M2NDP☆34Aug 14, 2025Updated 6 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆459Feb 19, 2026Updated 2 weeks ago
- ☆167Feb 1, 2025Updated last year
- ☆109Feb 12, 2024Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,232Updated this week
- Repository to host and maintain SCALE-Sim code☆417Feb 2, 2026Updated last month
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆675Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- ASTRA-sim2.0: Modeling Hierarchical Networks and Disaggregated Systems for Large-model Training at Scale☆524Jan 3, 2026Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆113Aug 10, 2025Updated 6 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆148Jun 16, 2025Updated 8 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆81Feb 15, 2026Updated 2 weeks ago
- The official repository for the gem5 computer-system architecture simulator.☆2,480Updated this week
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Aug 6, 2025Updated 7 months ago
- ☆225Oct 24, 2025Updated 4 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆294Nov 11, 2020Updated 5 years ago
- Modeling Architectural Platform☆221Feb 26, 2026Updated last week
- A fast and scalable x86-64 multicore simulator☆388Nov 27, 2023Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago