CMU-SAFARI / ramulator2Links
Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and evaluation of new memory system designs (e.g., new DRAM standards, emerging RowHammer mitigation techniques). Described in our paper https://people.inf.ethz.ch/omutlu/pub/Ramulator2_arxiv23.pdf
☆460Updated last month
Alternatives and similar repositories for ramulator2
Users that are interested in ramulator2 are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆430Updated last year
- BookSim 2.0☆386Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆206Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆321Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆253Updated 3 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆513Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆671Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆381Updated last month
- The Sniper Multi-Core Simulator☆162Updated last month
- Processing-In-Memory (PIM) Simulator☆209Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 3 years ago
- ☆113Updated last week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆171Updated last week
- ☆201Updated last month
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆163Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- ☆113Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- Modeling Architectural Platform☆212Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆155Updated 10 months ago
- Network on Chip Simulator☆293Updated last month