CMU-SAFARI / ramulator2
Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and evaluation of new memory system designs (e.g., new DRAM standards, emerging RowHammer mitigation techniques). Described in our paper https://people.inf.ethz.ch/omutlu/pub/Ramulator2_arxiv23.pdf
☆303Updated 3 months ago
Alternatives and similar repositories for ramulator2:
Users that are interested in ramulator2 are comparing it to the libraries listed below
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆357Updated 7 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆180Updated 4 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆439Updated 8 months ago
- Processing-In-Memory (PIM) Simulator☆153Updated 3 months ago
- Fast and accurate DRAM power and energy estimation tool☆151Updated this week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆195Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆250Updated this week
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆156Updated 2 years ago
- Modeling Architectural Platform☆180Updated last week
- BookSim 2.0☆312Updated 8 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆189Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- A scalable High-Level Synthesis framework on MLIR☆252Updated 10 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- Repository to host and maintain scale-sim-v2 code☆276Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆156Updated this week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆622Updated last year
- ☆131Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆412Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆249Updated 2 weeks ago
- ☆74Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- RiVEC Bencmark Suite☆113Updated 3 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆152Updated 10 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- A Fast, Low-Overhead On-chip Network☆182Updated this week