ycchen218 / EDA-DRC-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆12Updated 2 years ago
Alternatives and similar repositories for EDA-DRC-Prediction
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
Sorting:
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- VLSI placement and routing tool☆14Updated last year
- ☆31Updated 3 years ago
- ☆25Updated 4 years ago
- This library is a low level parser for the GDSII file format.☆36Updated 8 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆167Updated 3 months ago
- An open multiple patterning framework☆79Updated last year
- Datasets for EDA LLM research☆33Updated 8 months ago
- GDSII manipulation libaray☆17Updated last year
- Tapeouts done using OpenFASOC☆11Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- ☆25Updated 4 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆24Updated 10 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆18Updated this week
- ☆91Updated 3 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆177Updated 4 months ago
- ☆46Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆156Updated 5 months ago
- A Design Rule Checker with GPU Acceleration☆56Updated 2 years ago
- GDS to ASCII Converter☆21Updated 2 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆17Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ASM-HEMT is industry standard compact model for GaN RF and power devices. This repository is the source of the open source version of the…☆15Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆66Updated 2 months ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆23Updated 10 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆131Updated 2 months ago