ycchen218 / EDA-DRC-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆12Updated 2 years ago
Alternatives and similar repositories for EDA-DRC-Prediction
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
Sorting:
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 10 months ago
- ☆22Updated last month
- VLSI placement and routing tool☆14Updated last year
- ☆31Updated 3 years ago
- ☆17Updated 9 months ago
- A Design Rule Checker with GPU Acceleration☆51Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated 2 weeks ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆42Updated 2 months ago
- ☆12Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆157Updated 2 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆56Updated 3 months ago
- ☆44Updated last year
- A parallel global router using the Galois framework☆29Updated last year
- ☆24Updated 4 years ago
- GDSII manipulation libaray☆16Updated last year
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆30Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- ☆23Updated 7 months ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆81Updated 2 months ago