ycchen218 / EDA-DRC-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆12Updated 2 years ago
Alternatives and similar repositories for EDA-DRC-Prediction
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
Sorting:
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- VLSI placement and routing tool☆15Updated 3 weeks ago
- ☆27Updated 7 months ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- GDS to ASCII Converter☆20Updated 5 months ago
- An open multiple patterning framework☆81Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆177Updated 6 months ago
- ☆32Updated 4 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆35Updated 7 months ago
- ☆26Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 7 months ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆73Updated 2 years ago
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- An analytical VLSI placer☆28Updated 4 years ago
- Datasets for EDA LLM research☆35Updated 11 months ago
- GDSII manipulation library☆17Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Tapeouts done using OpenFASOC☆14Updated last month
- ☆19Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- ☆95Updated 5 months ago
- ☆49Updated last year
- ☆18Updated 8 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆32Updated 5 months ago
- SKILL Codes, PCell Creation☆17Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 4 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆46Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- ☆94Updated 6 years ago