ycchen218 / EDA-DRC-Prediction
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆10Updated last year
Alternatives and similar repositories for EDA-DRC-Prediction
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
Sorting:
- ☆21Updated last week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- A Design Rule Checker with GPU Acceleration☆49Updated last year
- VLSI placement and routing tool☆14Updated last year
- GDSII manipulation libaray☆16Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 8 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆38Updated 3 weeks ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 6 months ago
- ☆31Updated 3 years ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 7 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- EUV Layer Hotspot Detection Benchmark Suit☆15Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- ☆17Updated 8 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆147Updated 10 months ago
- ☆22Updated 6 months ago
- ☆43Updated last year
- An open multiple patterning framework☆75Updated last year
- ☆23Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated last week
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆40Updated this week
- ☆52Updated 7 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆22Updated 4 years ago
- ☆80Updated last month