ycchen218 / EDA-DRC-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆12Updated 2 years ago
Alternatives and similar repositories for EDA-DRC-Prediction
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
Sorting:
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- RTL-to-Vector-to-GDS☆56Updated last month
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- Tapeouts done using OpenFASOC☆15Updated 2 months ago
- VLSI placement and routing tool☆15Updated last month
- ☆26Updated 4 years ago
- An open multiple patterning framework☆82Updated last year
- A Design Rule Checker with GPU Acceleration☆61Updated 2 years ago
- GDSII manipulation library☆17Updated last month
- Datasets for EDA LLM research☆37Updated last year
- ☆32Updated 4 years ago
- ☆30Updated 8 months ago
- GDS to ASCII Converter☆20Updated 7 months ago
- ☆50Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Updated 7 months ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆29Updated last year
- An analytical VLSI placer☆30Updated 4 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- ☆97Updated 7 months ago
- UCSD Detailed Router☆94Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated 2 weeks ago
- Database and Tool Framework for EDA☆123Updated 5 years ago
- ☆95Updated 6 years ago