ycchen218 / EDA-DRC-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆12Updated 2 years ago
Alternatives and similar repositories for EDA-DRC-Prediction
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
Sorting:
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- ☆26Updated 4 years ago
- VLSI placement and routing tool☆14Updated last year
- ☆25Updated 5 months ago
- Tapeouts done using OpenFASOC☆12Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- GDS to ASCII Converter☆21Updated 3 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆26Updated 11 months ago
- This library is a low level parser for the GDSII file format.☆36Updated 8 years ago
- ☆31Updated 3 years ago
- GDSII manipulation libaray☆17Updated last year
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- ☆47Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 4 months ago
- An open multiple patterning framework☆79Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆32Updated 4 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Datasets for EDA LLM research☆34Updated 9 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 4 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆67Updated 3 months ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆19Updated this week
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆21Updated 5 years ago
- Analog Placement Quality Prediction☆24Updated 2 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- ☆22Updated 11 months ago