ycchen218 / EDA-DRC-PredictionLinks
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆12Updated 2 years ago
Alternatives and similar repositories for EDA-DRC-Prediction
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
Sorting:
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- VLSI placement and routing tool☆15Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 4 months ago
- This library is a low level parser for the GDSII file format.☆36Updated 8 years ago
- GDSII manipulation libaray☆17Updated last year
- ☆26Updated 4 years ago
- An open multiple patterning framework☆79Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆32Updated 2 years ago
- SKILL Codes, PCell Creation☆16Updated 4 years ago
- Tapeouts done using OpenFASOC☆14Updated this week
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 4 months ago
- ☆31Updated 3 years ago
- GDS to ASCII Converter☆21Updated 4 months ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- ☆49Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆22Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- ☆26Updated 6 months ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆20Updated 3 weeks ago
- An analytical VLSI placer☆28Updated 3 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- C++ library and command-line utility for reading GDSII geometry files☆50Updated 4 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆27Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆159Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆106Updated last year