ycchen218 / EDA-DRC-Prediction
This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
☆10Updated last year
Alternatives and similar repositories for EDA-DRC-Prediction:
Users that are interested in EDA-DRC-Prediction are comparing it to the libraries listed below
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆19Updated 7 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 8 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆36Updated this week
- A Design Rule Checker with GPU Acceleration☆48Updated last year
- VLSI placement and routing tool☆14Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆144Updated 10 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- ☆31Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆131Updated 2 years ago
- EUV Layer Hotspot Detection Benchmark Suit☆15Updated 4 years ago
- An open multiple patterning framework☆75Updated 11 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 6 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆52Updated last month
- ☆77Updated 3 weeks ago
- ☆20Updated 5 years ago
- ☆54Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- GDSII manipulation libaray☆16Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆66Updated 6 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆35Updated 5 months ago
- VLSI EDA Global Router☆72Updated 7 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- ☆17Updated 7 months ago
- ☆23Updated 4 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆8Updated last year
- UCSD Detailed Router☆85Updated 4 years ago