spider-tronix / Standard-Cell-CharacterizationLinks
Open Source tool to build liberty files and for Characterizing Standard Cells.
☆27Updated 4 years ago
Alternatives and similar repositories for Standard-Cell-Characterization
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below
Sorting:
- ☆41Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆31Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- SRAM☆22Updated 4 years ago
- Characterizer☆24Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- Open source process design kit for 28nm open process☆59Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- ☆32Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- ☆20Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆15Updated 2 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- ☆42Updated 9 months ago
- Mirror of Synopsys's Liberty parser library☆22Updated 6 years ago