spider-tronix / Standard-Cell-Characterization
Open Source tool to build liberty files and for Characterizing Standard Cells.
☆24Updated 4 years ago
Alternatives and similar repositories for Standard-Cell-Characterization:
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆40Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- SKY130 SRAM macros generated by SRAM 22☆11Updated 2 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆24Updated 2 weeks ago
- ☆31Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- SRAM☆21Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆25Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 3 months ago
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- ☆40Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆124Updated 7 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- SystemVerilog frontend for Yosys☆74Updated this week
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- ☆20Updated 3 years ago
- A configurable SRAM generator☆42Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- ☆37Updated 10 months ago