Open Source tool to build liberty files and for Characterizing Standard Cells.
☆29Feb 18, 2021Updated 5 years ago
Alternatives and similar repositories for Standard-Cell-Characterization
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Characterizer☆39Aug 26, 2026Updated last week
- ☆21Nov 22, 2021Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆65Aug 20, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GT3 PDK☆41Nov 14, 2025Updated 9 months ago
- ☆59Sep 30, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Aug 22, 2026Updated last week
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Hardware Agent☆32Updated this week
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆17Oct 6, 2020Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Training Neural Networks using Analog circuits☆33Dec 6, 2020Updated 5 years ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆15Jul 6, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Jul 11, 2018Updated 8 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- ☆41May 8, 2025Updated last year
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- IEEE Executive project for the year 2021-2022☆12Nov 22, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆22Oct 5, 2024Updated last year
- midi-controlled synth example for STM32F407VG Discovery board☆14Jul 28, 2021Updated 5 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 5 years ago
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆12Feb 2, 2019Updated 7 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆36May 20, 2020Updated 6 years ago
- ☆12Aug 18, 2023Updated 3 years ago