spider-tronix / Standard-Cell-CharacterizationLinks
Open Source tool to build liberty files and for Characterizing Standard Cells.
☆27Updated 4 years ago
Alternatives and similar repositories for Standard-Cell-Characterization
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below
Sorting:
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 2 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- ☆99Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- ☆43Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆90Updated this week
- ☆20Updated 3 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆178Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- SystemVerilog frontend for Yosys☆166Updated this week
- ☆30Updated last month
- Open source process design kit for 28nm open process☆65Updated last year
- ☆32Updated 9 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- An open source generator for standard cell based memories.☆14Updated 9 years ago
- ☆84Updated 2 years ago
- SRAM☆22Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago