spider-tronix / Standard-Cell-CharacterizationLinks
Open Source tool to build liberty files and for Characterizing Standard Cells.
☆27Updated 4 years ago
Alternatives and similar repositories for Standard-Cell-Characterization
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below
Sorting:
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆30Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆41Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Characterizer☆22Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆32Updated 4 months ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- ☆20Updated 3 years ago
- SRAM☆22Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- Home of the open-source EDA course.☆41Updated 2 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated last month
- Python Tool for UVM Testbench Generation☆52Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- ☆24Updated 4 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago