Open Source tool to build liberty files and for Characterizing Standard Cells.
☆29Feb 18, 2021Updated 5 years ago
Alternatives and similar repositories for Standard-Cell-Characterization
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Nov 22, 2021Updated 4 years ago
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆71Sep 22, 2026Updated last month
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 5 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆59Sep 30, 2023Updated 3 years ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- AnalogStudio is a comprehensive, professional-grade Electronic Design Automation (EDA) software suite developed by Algo Science Lab for d…☆20Jul 22, 2026Updated 3 months ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆25Aug 22, 2026Updated 2 months ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- A Claude Code based system for EDA w/ Kicad☆20Jan 1, 2026Updated 10 months ago
- Open Analog Design Environment☆27May 19, 2023Updated 3 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Standard Cell Library based Memory Compiler using FF/Latch cells☆176Nov 10, 2025Updated 11 months ago
- ☆17Jan 14, 2025Updated last year
- Project Name: Automated Circuit To MAGIC VLSI layout Using Open Source EDA Tools☆13Dec 24, 2020Updated 5 years ago
- ☆22Nov 29, 2022Updated 3 years ago
- ☆44May 8, 2025Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- ☆15Jul 6, 2026Updated 3 months ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- Analog Circuit Simulator☆27Sep 6, 2024Updated 2 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆52Dec 6, 2020Updated 5 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- [ICLR 2026] This is the hierarchical synthetic generation pipeline proposed in CircuitSense paper.☆17Jan 27, 2026Updated 9 months ago
- ☆27Apr 24, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Neuromorphic computing is a new technology which uses very-large-scale integration (VLSI) systems containing electrical analogs that mimi…☆12Dec 17, 2021Updated 4 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆138Apr 23, 2023Updated 3 years ago
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆51Oct 19, 2026Updated 2 weeks ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- liberty parser (For parsing IC timing lib file)☆67Jul 24, 2023Updated 3 years ago