Open Source tool to build liberty files and for Characterizing Standard Cells.
☆29Feb 18, 2021Updated 5 years ago
Alternatives and similar repositories for Standard-Cell-Characterization
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Characterizer☆37Nov 19, 2025Updated 6 months ago
- ☆21Nov 22, 2021Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆57May 4, 2026Updated 2 weeks ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆37Jan 18, 2022Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 4 years ago
- ☆57Sep 30, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Mar 27, 2026Updated last month
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- ☆26Apr 24, 2021Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- ☆47Mar 2, 2023Updated 3 years ago
- ☆21Oct 5, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆12Jan 5, 2018Updated 8 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆16Oct 6, 2020Updated 5 years ago
- midi-controlled synth example for STM32F407VG Discovery board☆14Jul 28, 2021Updated 4 years ago
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆13Feb 2, 2019Updated 7 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10Jul 11, 2018Updated 7 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆12Aug 18, 2023Updated 2 years ago
- RISC-V Specification in Coq☆13Sep 17, 2018Updated 7 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated last month