Open Source tool to build liberty files and for Characterizing Standard Cells.
☆29Feb 18, 2021Updated 5 years ago
Alternatives and similar repositories for Standard-Cell-Characterization
Users that are interested in Standard-Cell-Characterization are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Characterizer☆37May 26, 2026Updated 2 weeks ago
- ☆21Nov 22, 2021Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆62Jun 5, 2026Updated last week
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆19Sep 30, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- ☆57Sep 30, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated this week
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- ☆26Apr 24, 2021Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Training Neural Networks using Analog circuits☆30Dec 6, 2020Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆47Mar 2, 2023Updated 3 years ago
- ☆21Oct 5, 2024Updated last year
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 4 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆13Jan 5, 2018Updated 8 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- midi-controlled synth example for STM32F407VG Discovery board☆14Jul 28, 2021Updated 4 years ago
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆13Feb 2, 2019Updated 7 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- ☆10Jul 11, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆12Aug 18, 2023Updated 2 years ago
- Ballistic Mobility PMIs inside of Sentaurus S-Device☆10May 20, 2020Updated 6 years ago
- RISC-V Specification in Coq☆13Sep 17, 2018Updated 7 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated 2 months ago