CMACH508 / DeepTHLinks
☆17Updated last year
Alternatives and similar repositories for DeepTH
Users that are interested in DeepTH are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- ☆61Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Updated last year
- ☆68Updated 3 weeks ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆289Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Timing prediction dataset download and instructions.☆16Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- ☆18Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated 2 weeks ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Updated 6 months ago
- ☆50Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- The release for ICML 2023 paper☆52Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- ☆31Updated 2 years ago
- ☆17Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 6 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆49Updated 4 months ago
- ☆14Updated 7 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Updated 4 months ago
- ☆35Updated 5 years ago