CMACH508 / DeepTHLinks
☆17Updated last year
Alternatives and similar repositories for DeepTH
Users that are interested in DeepTH are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆58Updated 4 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ☆66Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆18Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆58Updated 3 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆32Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆25Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆281Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆143Updated 5 months ago
- ☆31Updated last year
- Artificial Netlist Generator☆44Updated last year
- The release for ICML 2023 paper☆47Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 4 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 2 months ago
- Simple Python interface for ABC☆26Updated 2 years ago
- ☆14Updated 7 years ago
- Analog and mixed-signal automatic placer☆12Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆17Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆17Updated last year