patrickschulz / openPCellsLinks
Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆55Updated this week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below
Sorting:
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆45Updated last week
- BAG framework☆40Updated 11 months ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- BAG framework☆29Updated 5 months ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Circuit Automatic Characterization Engine☆50Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- Read Spectre PSF files☆64Updated 3 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- Cadence Virtuoso Design Management System☆35Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- A python3 gm/ID starter kit☆49Updated 9 months ago
- A Python and SKILL Framework for Cadence Virtuoso☆40Updated last year
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Verilog-A simulation models☆74Updated last week
- LAYout with Gridded Objects v2☆57Updated this week