Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆80Jun 5, 2026Updated this week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 12 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 3 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆365Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆62Updated this week
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 7 months ago
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆28Jan 14, 2026Updated 4 months ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- A python3 gm/ID starter kit☆89May 22, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 3 months ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆57Jun 30, 2017Updated 8 years ago
- Characterizer☆37May 26, 2026Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆31Jun 5, 2024Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆40Jun 22, 2025Updated 11 months ago
- Coriolis VLSI EDA Tool (LIP6)☆88Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog-A simulation models☆110Feb 24, 2026Updated 3 months ago
- Hardware Description Library☆93Feb 17, 2026Updated 3 months ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆31Oct 22, 2023Updated 2 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆164May 28, 2026Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆133Updated this week
- ☆92Nov 7, 2022Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 16 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆22Dec 27, 2024Updated last year
- Open-source PDK version manager☆49Apr 23, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆746Jun 1, 2026Updated last week
- ☆26Apr 24, 2021Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- mojito☆12May 1, 2018Updated 8 years ago
- skywater 130nm pdk☆52Jun 3, 2026Updated last week