Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆72Updated this week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below
Sorting:
- pcells for various magnetic passive devices (GPL v3)☆12Sep 21, 2013Updated 12 years ago
- Python interface for Cadence Spectre☆22Feb 17, 2026Updated last week
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated last week
- ☆338Jan 13, 2026Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Updated this week
- A python3 gm/ID starter kit☆65Jan 26, 2026Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Verilog-A simulation models☆93Oct 29, 2025Updated 3 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- Advanced Integrated Circuits 2025☆13Nov 1, 2025Updated 3 months ago
- An innovative Verilog-A compiler - reloaded☆38Updated this week
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆28Oct 22, 2023Updated 2 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- Hardware Description Library☆87Feb 17, 2026Updated last week
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆46Nov 6, 2020Updated 5 years ago
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- SKILL Codes, PCell Creation☆18May 21, 2021Updated 4 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- This library is a low level parser for the OpenAccess file format.☆15Jun 24, 2017Updated 8 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆79Jan 25, 2026Updated last month
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- A Python and SKILL Framework for Cadence Virtuoso☆49Dec 13, 2025Updated 2 months ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year