patrickschulz / openPCellsLinks
Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆54Updated this week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below
Sorting:
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- Verilog-A simulation models☆72Updated last week
- A python3 gm/ID starter kit☆48Updated 9 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Circuit Automatic Characterization Engine☆49Updated 3 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆89Updated last month
- BAG framework☆29Updated 5 months ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Files for Advanced Integrated Circuits☆28Updated last week
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆39Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Read Spectre PSF files☆64Updated last week
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.