patrickschulz / openPCells
Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆53Updated last week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below
Sorting:
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆43Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Read Spectre PSF files☆62Updated last month
- A python3 gm/ID starter kit☆47Updated 8 months ago
- BAG framework☆29Updated 4 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆86Updated 2 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 11 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆34Updated 5 years ago
- BAG framework☆40Updated 9 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- LAYout with Gridded Objects☆27Updated 4 years ago
- Verilog-A simulation models☆71Updated 4 months ago
- Circuit Automatic Characterization Engine☆47Updated 3 months ago
- A Python and SKILL Framework for Cadence Virtuoso☆37Updated last year
- ☆20Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago