Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆81Jul 14, 2026Updated this week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 12 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆370Jul 5, 2026Updated 2 weeks ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 8 months ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-source PDK version manager☆56Jul 9, 2026Updated last week
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆29Jan 14, 2026Updated 6 months ago
- ☆37Updated this week
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆31Oct 22, 2023Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆42Jun 22, 2025Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆31Jun 5, 2024Updated 2 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆170Jul 7, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hardware Description Library☆95Feb 17, 2026Updated 5 months ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆89Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated 2 weeks ago
- A python3 gm/ID starter kit☆93May 22, 2026Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- ☆93Nov 7, 2022Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Verilog-A simulation models☆112Feb 24, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Donald Amundson's Python interface to OpenAccess IC design data API☆19Apr 23, 2010Updated 16 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆780Jul 9, 2026Updated last week
- ☆27Apr 24, 2021Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆32Feb 21, 2019Updated 7 years ago
- mojito☆12May 1, 2018Updated 8 years ago
- An innovative Verilog-A compiler - reloaded☆45Jun 19, 2026Updated last month
- Skill language interpreter☆75Aug 24, 2020Updated 5 years ago