Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆81Jul 28, 2026Updated last week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 12 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- ☆37Jul 23, 2026Updated 2 weeks ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆30Jul 31, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆65Jul 22, 2026Updated 2 weeks ago
- ☆377Updated this week
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 5 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆795Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆55Dec 13, 2025Updated 7 months ago
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- ☆93Nov 7, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Description Library☆96Feb 17, 2026Updated 5 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Jul 31, 2026Updated last week
- Open-source PDK version manager☆57Jul 9, 2026Updated last month
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- An innovative Verilog-A compiler - reloaded☆45Jun 19, 2026Updated last month
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- SKILL Codes, PCell Creation☆21May 21, 2021Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆15Apr 14, 2026Updated 3 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- Custom IC Design Platform☆113Updated this week
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆171Jul 7, 2026Updated last month
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 9 months ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆489Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆91Updated this week
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆29Jan 14, 2026Updated 6 months ago
- Characterizer☆39Jun 26, 2026Updated last month
- Parasitic Extraction for KLayout☆45Aug 1, 2026Updated last week
- Reads a Cadence techfile into KLayout and produces layer properties from it☆32Oct 22, 2023Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated last month