Parametric layout generator for digital, analog and mixed-signal integrated circuits
☆82Oct 2, 2026Updated last week
Alternatives and similar repositories for openPCells
Users that are interested in openPCells are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 13 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- ☆394Sep 15, 2026Updated 3 weeks ago
- ☆40Sep 10, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated 2 weeks ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 7 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆843Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆57Dec 13, 2025Updated 9 months ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- ☆94Nov 7, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Open-source PDK version manager☆67Updated this week
- An innovative Verilog-A compiler - reloaded☆51Updated this week
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆46Mar 2, 2022Updated 4 years ago
- SKILL Codes, PCell Creation☆23May 21, 2021Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Nov 29, 2020Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆17Sep 4, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆173Sep 2, 2026Updated last month
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- Custom IC Design Platform☆124Updated this week
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 11 months ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆499Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated last month
- Characterizer☆39Aug 26, 2026Updated last month
- Parasitic Extraction for KLayout☆47Updated this week
- Reads a Cadence techfile into KLayout and produces layer properties from it☆33Oct 22, 2023Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆147Sep 26, 2026Updated last week
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 8 months ago