The-OpenROAD-Project / AutoCellGenLinks
☆22Updated 3 weeks ago
Alternatives and similar repositories for AutoCellGen
Users that are interested in AutoCellGen are comparing it to the libraries listed below
Sorting:
- Open Source Detailed Placement engine☆38Updated 5 years ago
- A Design Rule Checker with GPU Acceleration☆49Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ☆31Updated 3 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- ☆44Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆25Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- ☆31Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆118Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Power grid analysis☆19Updated 4 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- ☆80Updated 2 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆22Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- An open multiple patterning framework☆75Updated last year