The-OpenROAD-Project / AutoCellGen
☆16Updated 5 months ago
Alternatives and similar repositories for AutoCellGen:
Users that are interested in AutoCellGen are comparing it to the libraries listed below
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- ☆28Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆47Updated last year
- ☆22Updated 4 years ago
- ☆75Updated last month
- ☆29Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- This library is a low level parser for the GDSII file format.☆33Updated 7 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- PACT: A Parallel Compact Thermal Simulator☆43Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- Database and Tool Framework for EDA☆110Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- Circuit release of the MAGICAL project☆31Updated 5 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆33Updated last year
- An open multiple patterning framework☆74Updated 9 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Annealing-based PCB placement tool☆36Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago