☆31May 8, 2025Updated 10 months ago
Alternatives and similar repositories for AutoCellGen
Users that are interested in AutoCellGen are comparing it to the libraries listed below
Sorting:
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- ☆53Apr 8, 2024Updated last year
- ☆16Jul 16, 2020Updated 5 years ago
- ☆26Apr 24, 2021Updated 4 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- ☆21Nov 29, 2022Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- ☆31Apr 23, 2024Updated last year
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆28Jul 17, 2016Updated 9 years ago
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- ☆21Sep 15, 2024Updated last year
- ☆15Oct 24, 2019Updated 6 years ago
- ☆30Sep 30, 2025Updated 5 months ago
- ☆45Mar 2, 2023Updated 3 years ago
- ☆10Mar 14, 2022Updated 4 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆29Feb 13, 2026Updated last month
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Machine Generated Analog IC Layout☆274Apr 24, 2024Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- Artificial Netlist Generator☆46Mar 19, 2024Updated 2 years ago
- ☆51Jan 3, 2024Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- GPU-Accelerated Global Router☆29Nov 14, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- ☆10Jul 11, 2018Updated 7 years ago
- ☆24Jul 31, 2025Updated 7 months ago
- Project of OOP, Tsinghua University, 2018 spring; Implement of "VLSI Module Placement Based on Rectangle Packing by the Sequence-Pair"☆13Jun 30, 2019Updated 6 years ago
- [NeurIPS 2023] CircuitFormer: Circuit as Set of Points☆38Nov 22, 2023Updated 2 years ago
- Deep Reinforcement Learning Agent to control Conway's Game of Life☆13Dec 10, 2018Updated 7 years ago
- ☆10Apr 8, 2025Updated 11 months ago
- A type of cellular automaton with the intent of simulating autopoiesis☆19Dec 13, 2024Updated last year
- ☆15Jan 8, 2022Updated 4 years ago