The-OpenROAD-Project / AutoCellGenLinks
☆25Updated 5 months ago
Alternatives and similar repositories for AutoCellGen
Users that are interested in AutoCellGen are comparing it to the libraries listed below
Sorting:
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Artificial Netlist Generator☆43Updated last year
- RePlAce global placement tool☆239Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- GT3 PDK☆16Updated this week
- Open Source Detailed Placement engine☆39Updated 5 years ago
- ☆31Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- ☆11Updated last year
- ☆47Updated last year
- Machine Generated Analog IC Layout☆256Updated last year
- ☆59Updated 4 years ago
- Python iterface for Cadence LEF/DEF parser.☆26Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- ☆34Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆49Updated 11 months ago