Alternatives and similar repositories for AutoCellGen:

Users that are interested in AutoCellGen are comparing it to the libraries listed below

• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆35Updated 5 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆82Updated 4 years ago
• The-OpenROAD-Project / PDNSim
  Power grid analysis
  ☆19Updated 4 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 3 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆30Updated 5 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆54Updated 2 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆71Updated 8 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆71Updated 7 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆149Updated 3 weeks ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆32Updated 7 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆117Updated last year
• peaclab / PACT
  PACT: A Parallel Compact Thermal Simulator
  ☆43Updated 5 months ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆47Updated last year
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆18Updated 6 years ago
• NVlabs / CircuitOps
  ☆74Updated this week
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆49Updated 4 years ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆10Updated 8 years ago
• ABKGroup / PROBE3.0
  ☆37Updated 9 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆49Updated 7 years ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆27Updated 2 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆132Updated last year
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆102Updated 2 months ago
• aolofsson / POSH
  ☆40Updated 5 years ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆26Updated 2 years ago
• clin99 / awesome-eda
  ☆91Updated 5 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 4 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year