The-OpenROAD-Project / AutoCellGenLinks
☆24Updated 3 months ago
Alternatives and similar repositories for AutoCellGen
Users that are interested in AutoCellGen are comparing it to the libraries listed below
Sorting:
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- Analog Placement Quality Prediction☆24Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆53Updated last year
- Machine Generated Analog IC Layout☆248Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- RePlAce global placement tool☆237Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- UCSD Detailed Router☆90Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆31Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Artificial Netlist Generator☆40Updated last year
- ☆45Updated last year
- ☆31Updated 4 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆25Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆46Updated 9 months ago
- DATC RDF☆50Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago