☆21Oct 5, 2024Updated last year
Alternatives and similar repositories for OpenLane-MPW-CI
Users that are interested in OpenLane-MPW-CI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- ☆26Apr 24, 2021Updated 5 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- scraping news articles from Quartz☆11Feb 9, 2021Updated 5 years ago
- ☆21Sep 15, 2024Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 10 months ago
- ☆204Aug 30, 2021Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Mar 6, 2021Updated 5 years ago
- ☆18Jun 19, 2021Updated 4 years ago
- RustTalk 是一档专注在 Rust 社区的程序员闲聊节目。微信公众号：RustTalk☆12Sep 14, 2025Updated 7 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- ☆11Apr 25, 2020Updated 6 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 9 months ago
- Generative AI for Semiconductor Design: Engineering Assistant built with Bedrock, Knowledge Bases and Langchain☆28Jun 14, 2024Updated last year
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Classes and command-line utilities for interacting with BibTeX style databases☆17Nov 12, 2023Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Make RSS feeds from Youtube playlists/channels☆11Jan 15, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Open-source framework for science presentations and talks, generating interactive HTML from simple Python based interface.☆13Jul 21, 2025Updated 9 months ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆15Feb 28, 2026Updated 2 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- IDEA project source files☆112Apr 15, 2026Updated 2 weeks ago