☆22Oct 5, 2024Updated 2 years ago
Alternatives and similar repositories for OpenLane-MPW-CI
Users that are interested in OpenLane-MPW-CI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 16, 2025Updated last year
- ☆17Oct 17, 2026Updated 2 weeks ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆19Apr 7, 2024Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- ☆51Mar 2, 2023Updated 3 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Prim-Dijkstra Revisited☆10Jun 9, 2021Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- Ansible-based chaos experiments☆10Jul 15, 2026Updated 3 months ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- ☆44May 8, 2025Updated last year
- ☆27Apr 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- ☆237Aug 30, 2021Updated 5 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- Litmus Chaos Experiments written in Python !☆17Jul 15, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GT3 PDK☆47Oct 23, 2026Updated last week
- Full pipeline for building LLM, including pretrain, instruction tuning with RLHF, DPO, and distillation☆15Aug 14, 2026Updated 2 months ago
- ☆17Jul 16, 2020Updated 6 years ago
- ☆21Sep 15, 2024Updated 2 years ago
- scraping news articles from Quartz☆11Feb 9, 2021Updated 5 years ago
- ☆10Aug 21, 2026Updated 2 months ago
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- Logic synthesis and ABC based optimization☆61Oct 26, 2026Updated last week
- 題目練習☆13Sep 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆18Oct 29, 2024Updated 2 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated 2 years ago