TheOneKevin / icarusext
iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.
☆11Updated 2 years ago
Alternatives and similar repositories for icarusext:
Users that are interested in icarusext are comparing it to the libraries listed below
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Value Change Dump (VCD) parser☆36Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- Converts GDSII files to STL files.☆37Updated last year
- Files for Advanced Integrated Circuits☆28Updated last month
- SystemVerilog extension for Visual Studio Code☆13Updated 6 years ago
- Advanced Integrated Circuits 2024☆25Updated 5 months ago
- Open Analog Design Environment☆23Updated last year
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Primitives for SKY130 provided by SkyWater.☆24Updated last year
- ☆18Updated last year
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆17Updated 4 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆34Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- Render waveforms inside VSCode with WaveDrom☆36Updated 9 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year
- ☆40Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆22Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆61Updated 3 weeks ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago