Alternatives and similar repositories for icarusext

Users that are interested in icarusext are comparing it to the libraries listed below

• wavedrom / vcd
  Value Change Dump (VCD) parser
  ☆38Updated last week
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆24Updated 5 years ago
• vsdip / rvmyth_avsddac_interface
  ☆15Updated 4 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆31Updated 2 years ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆39Updated 5 years ago
• PacoReinaCampo / verilog2vhdl
  Hardware Description Language Translator
  ☆18Updated this week
• Rockdoor / systemverilog
  SystemVerilog extension for Visual Studio Code
  ☆13Updated 7 years ago
• mabrains / caravel_user_project_ldo
  Completed LDO Design for Skywaters 130nm
  ☆18Updated 2 years ago
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆32Updated last year
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆25Updated 2 years ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆17Updated 3 weeks ago
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆53Updated 2 months ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Updated 3 weeks ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆39Updated 4 years ago
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆15Updated 2 weeks ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 5 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆48Updated last year
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆31Updated 5 years ago
• diadatp / sky130_rf_tools
  Guides and templates for using open source RF design tools with the SkyWater SKY130 process.
  ☆19Updated 5 years ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆42Updated 2 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆65Updated 2 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆22Updated 4 years ago
• tsfpga / tsfpga
  A flexible and scalable development platform for modern FPGA projects.
  ☆39Updated this week
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆22Updated last year
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆34Updated this week
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆13Updated last month
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆42Updated last year
• StefanSchippers / xschem-gaw
  gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms
  ☆17Updated 9 months ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆30Updated last year