NSCSCC-2022-TJU / ChiselMIPSLinks
第六届龙芯杯混元形意太极门战队作品
☆18Updated 3 years ago
Alternatives and similar repositories for ChiselMIPS
Users that are interested in ChiselMIPS are comparing it to the libraries listed below
Sorting:
- CQU Dual Issue Machine☆37Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 给NEMU移植Linux Kernel!☆20Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- A fork of Xiangshan for AI☆29Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆21Updated 3 weeks ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- ☆55Updated last month
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- Xiangshan deterministic workloads generator☆20Updated 4 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- ☆17Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆31Updated last year
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated last year
- ☆22Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- Pick your favorite language to verify your chip.☆70Updated last week
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Reasoning LLMs optimized for Chisel code generation☆20Updated 3 months ago