NSCSCC-2022-TJU / ChiselMIPSLinks
第六届龙芯杯混元形意太极门战队作品
☆18Updated 3 years ago
Alternatives and similar repositories for ChiselMIPS
Users that are interested in ChiselMIPS are comparing it to the libraries listed below
Sorting:
- CQU Dual Issue Machine☆35Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- gem5 FS模式实验手册☆43Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- ☆43Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆20Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Xiangshan deterministic workloads generator☆20Updated 2 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆35Updated 5 years ago
- ☆27Updated 6 months ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- ☆17Updated 3 years ago
- Our repository for NSCSCC☆19Updated 5 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆28Updated 11 months ago
- nscscc2018☆26Updated 6 years ago
- Pick your favorite language to verify your chip.☆60Updated this week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago