NSCSCC-2022-TJU / ChiselMIPSLinks
第六届龙芯杯混元形意太极门战队作品
☆18Updated 3 years ago
Alternatives and similar repositories for ChiselMIPS
Users that are interested in ChiselMIPS are comparing it to the libraries listed below
Sorting:
- CQU Dual Issue Machine☆38Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- 给NEMU移植Linux Kernel!☆21Updated 6 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- ☆63Updated last month
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆13Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated 3 weeks ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Xiangshan deterministic workloads generator☆22Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- A fork of Xiangshan for AI☆34Updated last week
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- ☆35Updated 6 years ago
- ☆35Updated 2 years ago
- Running ahead of memory latency - Part II project☆10Updated 2 years ago
- ☆17Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆19Updated 8 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year