Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown and Spectre)
☆15Jan 17, 2025Updated last year
Alternatives and similar repositories for SecureBOOM
Users that are interested in SecureBOOM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- ☆10May 21, 2021Updated 5 years ago
- ☆13Updated this week
- ☆23Mar 12, 2026Updated 7 months ago
- ☆12Oct 23, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆11Mar 2, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- ☆36Mar 31, 2025Updated last year
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 5 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆52Apr 22, 2025Updated last year
- A tool for checking the contract satisfaction for hardware designs☆12Jul 21, 2026Updated 3 months ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆90Nov 10, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- ☆16Oct 12, 2026Updated 2 weeks ago
- Recent papers related to hardware formal verification.☆79Sep 20, 2023Updated 3 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆14Feb 18, 2021Updated 5 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆16Dec 4, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- AProver: Agentic Prover for AI-Generated Code — LLM agents + BMC for automated verification of systems software☆21Oct 20, 2026Updated last week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago