Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown and Spectre)
☆15Jan 17, 2025Updated last year
Alternatives and similar repositories for SecureBOOM
Users that are interested in SecureBOOM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- ☆23Mar 12, 2026Updated 6 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- ☆11Mar 2, 2025Updated last year
- ☆36Mar 31, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆26Mar 1, 2023Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 5 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆52Apr 22, 2025Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆18Nov 19, 2023Updated 2 years ago
- Recent papers related to hardware formal verification.☆79Sep 20, 2023Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆90Nov 10, 2025Updated 11 months ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 6 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- ☆16May 2, 2026Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆38Oct 4, 2026Updated last week
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆15Dec 4, 2025Updated 10 months ago
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 4 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆21Apr 14, 2026Updated 5 months ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆30Jan 30, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Oct 2, 2026Updated last week
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆36Jun 11, 2026Updated 3 months ago
- SonicBOOM Spectre Attacks☆12Jul 18, 2021Updated 5 years ago
- POC code on side channel attack, including spectre attack and meltdown; verified on the BOOMv3 (smallBoomconfig)☆15Mar 3, 2022Updated 4 years ago