FredKellerman / pynq-juliabrotLinks
☆19Updated last year
Alternatives and similar repositories for pynq-juliabrot
Users that are interested in pynq-juliabrot are comparing it to the libraries listed below
Sorting:
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Updated 2 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆30Updated 9 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- PYNQ Composabe Overlays☆73Updated last year
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 10 months ago
- SpinalHDL Hardware Math Library☆93Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- ☆19Updated 4 years ago
- Prefix tree adder space exploration library☆56Updated last year
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- Open-Source HLS Examples for Microchip FPGAs☆49Updated last month
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Posit Arithmetic Cores generated with FloPoCo☆27Updated last year
- Fixed point package for Python.☆36Updated 2 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- FPGA tool performance profiling☆104Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆68Updated 6 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago