FredKellerman / pynq-juliabrotLinks
☆19Updated 9 months ago
Alternatives and similar repositories for pynq-juliabrot
Users that are interested in pynq-juliabrot are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆56Updated last week
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆27Updated this week
- ☆78Updated this week
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- hardware library for hwt (= ipcore repo)☆43Updated 3 weeks ago
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 3 months ago
- ☆19Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Open-Source Posit RISC-V Core with Quire Capability☆66Updated 8 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Falcon Merlin Compiler☆41Updated 5 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- This store contains Configurable Example Designs.☆51Updated last week
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- Algorithmic C Math Library☆65Updated 4 months ago
- ☆35Updated 6 years ago