verilator testbench w/ Javascript using N-API
☆19Feb 19, 2026Updated 5 months ago
Alternatives and similar repositories for signalflip-js
Users that are interested in signalflip-js are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆15Mar 27, 2026Updated 3 months ago
- A standalone structural (gate-level) verilog parser☆41Updated this week
- Vectorial symbols for RF design blocks.☆17Jan 16, 2016Updated 10 years ago
- DSON/DAZ3D asset importer for Maya☆18Mar 25, 2021Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Import CSS, SVG, HTML, XLIFF files as tagged-template literals.☆13Oct 29, 2022Updated 3 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Overrides Node.js module resolution logic.☆18Jul 13, 2020Updated 6 years ago
- source for OS/VS2☆14May 16, 2026Updated 2 months ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Fast disposable email detector using a Bloom Filter + HashSet pipeline with O(1) lookups, subdomain detection, and auto-updating domain l…☆20Updated this week
- CAN 2.0B Controller in VHDL and Verilog☆11Nov 22, 2023Updated 2 years ago
- Phase Noise Analyzer (pna_qt) - A C++/Qt desktop application for visualizing and analyzing phase noise data from CSV files. Features inte…☆25May 24, 2025Updated last year
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- simplistic crawler and serializer for linked data at dewey.info☆15Jun 18, 2010Updated 16 years ago
- documentation and code for a Python PEP about an appoximate equal check for Python☆17Jun 29, 2015Updated 11 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- 🔁 elastic circuit toolchain☆33Updated this week
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 2 months ago
- Yet another codec for binary data☆18Nov 9, 2025Updated 8 months ago
- ☆18Feb 17, 2016Updated 10 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 3 months ago
- A simple 3d sound head related transfer function (HRTF) implementation.☆23Dec 25, 2015Updated 10 years ago
- ☆15May 29, 2020Updated 6 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago