mazalves / sinuca
Simulator or Non-Uniform Cache Architectures
☆10Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for sinuca
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 10 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- ☆18Updated 4 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 9 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated last year
- ☆21Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 7 months ago
- ☆9Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆25Updated 11 months ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 4 years ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Heterogeneous simulator for DECADES Project☆28Updated 5 months ago
- ☆18Updated last year