mazalves / sinuca
Simulator or Non-Uniform Cache Architectures
☆10Updated 6 years ago
Alternatives and similar repositories for sinuca:
Users that are interested in sinuca are comparing it to the libraries listed below
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆26Updated 2 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆24Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- ☆13Updated 9 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- ☆30Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- ☆18Updated 5 years ago
- ☆27Updated 8 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- gem5 Tips & Tricks☆66Updated 4 years ago
- A Cycle-level simulator for M2NDP☆23Updated 2 months ago
- MESIF cache coherency protocol for the GEM5 simulator☆14Updated 8 years ago
- ☆15Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 10 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- ☆89Updated last year