mazalves / sinuca
Simulator or Non-Uniform Cache Architectures
☆10Updated 6 years ago
Alternatives and similar repositories for sinuca
Users that are interested in sinuca are comparing it to the libraries listed below
Sorting:
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆18Updated 5 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆13Updated 10 years ago
- gem5 Tips & Tricks☆69Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆14Updated 8 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Memory System Microbenchmarks☆62Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆32Updated 5 years ago
- Tutorial Material from the SST Team☆19Updated last year
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 3 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆91Updated last year