Simulator or Non-Uniform Cache Architectures
☆10Aug 27, 2018Updated 7 years ago
Alternatives and similar repositories for sinuca
Users that are interested in sinuca are comparing it to the libraries listed below
Sorting:
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- It is a tool to analyze the pattern of memory mapped file I/O using Intel pin.☆19Apr 2, 2018Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- A simple cache simulator☆20Jan 14, 2019Updated 7 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- ☆29Feb 2, 2017Updated 9 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- ☆11Mar 14, 2023Updated 2 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- The Sniper Multi-Core Simulator☆165Oct 18, 2025Updated 4 months ago
- PUMA Compiler☆30Oct 13, 2025Updated 4 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 8 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- ☆13May 8, 2025Updated 9 months ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- Python Cache Hierarchy Simulator☆100Jul 29, 2025Updated 7 months ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- ☆10Jun 28, 2019Updated 6 years ago
- Troopers Conference Supporting Materials☆12Apr 8, 2015Updated 10 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago