Simulator or Non-Uniform Cache Architectures
☆10Aug 27, 2018Updated 7 years ago
Alternatives and similar repositories for sinuca
Users that are interested in sinuca are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- A simple cache simulator☆21Jan 14, 2019Updated 7 years ago
- It is a tool to analyze the pattern of memory mapped file I/O using Intel pin.☆19Apr 2, 2018Updated 8 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PUMA Compiler☆30Oct 13, 2025Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- ☆29Feb 2, 2017Updated 9 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- Python Cache Hierarchy Simulator☆100Jul 29, 2025Updated 9 months ago
- Open Shop Scheduling Problem resolution via Ant Colony Optimization algorithm.☆14Mar 28, 2023Updated 3 years ago
- The Sniper Multi-Core Simulator☆176Oct 18, 2025Updated 6 months ago
- Test scripts for exploring PyTorch JIT and quantization capability☆11Mar 8, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆12Jan 17, 2017Updated 9 years ago
- Algorithmic C Machine Learning Library☆29Jan 6, 2026Updated 3 months ago
- ☆15Apr 11, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Example of an over all attack using DLL_Wrapper.☆11Aug 22, 2017Updated 8 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- ☆12Apr 6, 2025Updated last year
- Troopers Conference Supporting Materials☆12Apr 8, 2015Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago
- Paper list for accleration of transformers☆14Jul 1, 2023Updated 2 years ago
- PoC for the taint-based ROP approach☆14Jul 16, 2023Updated 2 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- An implementation of Deutsch–Jozsa algorithm on FPGA.☆14Nov 30, 2020Updated 5 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- Stencil Probe - a stencil microbenchmark☆30Dec 27, 2012Updated 13 years ago
- ESESC: A Fast Multicore Simulator☆140Nov 5, 2025Updated 6 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆37May 19, 2022Updated 3 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- TLB splitting module for the Bareflank Hypervisor.☆12Sep 23, 2018Updated 7 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago