mazalves / sinuca
Simulator or Non-Uniform Cache Architectures
☆10Updated 6 years ago
Alternatives and similar repositories for sinuca:
Users that are interested in sinuca are comparing it to the libraries listed below
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- ☆13Updated 10 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆28Updated 9 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- ☆18Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- gem5 Tips & Tricks☆67Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆30Updated 2 weeks ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆22Updated last week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- ☆18Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 11 months ago
- A Cycle-level simulator for M2NDP☆24Updated 3 months ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- ☆24Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- ☆16Updated 4 years ago