Alternatives and similar repositories for la-inst

Users that are interested in la-inst are comparing it to the libraries listed below

• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆62Updated 3 months ago
• android-la64 / docs
  ☆21Updated 4 months ago
• jiegec / kb
  My knowledge base
  ☆73Updated last month
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆49Updated 6 months ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆87Updated 3 weeks ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year
• loongson / la-asm-manual
  ☆19Updated last year
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆41Updated 3 months ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• loongson / la-abi-specs
  ☆32Updated 6 months ago
• lat-opensource / lat
  ☆211Updated this week
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Updated last year
• AOSC-Dev / liblol
  libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime
  ☆41Updated this week
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆31Updated 5 months ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆29Updated 8 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆47Updated 8 months ago
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 8 months ago
• loongson / Firmware
  Firmware Of LoongArch Machines
  ☆116Updated 2 months ago
• loongson-community / areweloongyet
  咱龙了吗？在这里一站式了解 LoongArch 的上游生态建设。 Are we Loong yet? Follow LoongArch upstream work right here right away.
  ☆241Updated last week
• jiegec / blog-source
  The source of my blog.
  ☆54Updated this week
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆68Updated last month
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last week
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆27Updated 5 months ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆44Updated last month