jiegec / la-inst

Related projects ⓘ

Alternatives and complementary repositories for la-inst

• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆35Updated this week
• loongson / la-asm-manual
  ☆15Updated 2 weeks ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆55Updated 2 years ago
• LiarOnce-LoongAL / vscodium-electron-loong64
  VSCodium for LoongArch with system-wide Electron.
  ☆11Updated 11 months ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆41Updated 3 months ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆17Updated 3 weeks ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆33Updated 5 months ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆39Updated this week
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆34Updated last year
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆66Updated 2 months ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 2 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆30Updated 11 months ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆21Updated last year
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated last year
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆27Updated this week
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆31Updated 4 years ago
• ruyisdk / ruyi
  RuyiSDK Package Manager
  ☆15Updated this week
• intel / MultiArchUefiPkg
  Multi-Architecture UEFI Environment Driver
  ☆53Updated 3 months ago
• naivekun / ls3a6000-overclock-firmware
  ☆23Updated 10 months ago
• Martins3 / loongson-dune
  Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.
  ☆20Updated 2 years ago
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆10Updated 7 months ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆35Updated 2 years ago
• sifive / riscv-vector-intrinsic-fuzzing
  A random fuzz generator for the RISC-V vector extension intrinsics
  ☆18Updated 3 weeks ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆16Updated last month