jiegec / la-instLinks
Examine and discover LoongArch instructions
☆17Updated last year
Alternatives and similar repositories for la-inst
Users that are interested in la-inst are comparing it to the libraries listed below
Sorting:
- Unofficial LoongArch Intrinsics Guide☆58Updated last week
- ☆19Updated 4 months ago
- ☆18Updated 8 months ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 4 months ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆48Updated 11 months ago
- Toy ELF dynlinker & interp☆10Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- LoongArch Opcodes (unofficially compiled list)☆44Updated 2 months ago
- ☆30Updated last month
- My knowledge base☆62Updated this week
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 11 months ago
- Collection of Loongson products' public documentation☆78Updated 3 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- Maintain patches for running chromium on loongarch64☆14Updated 2 months ago
- ☆26Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 8 months ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆25Updated 3 weeks ago
- PoC LoongArch - RISC-V emulator☆32Updated last year
- ☆190Updated this week
- CIDR union / subtraction☆14Updated 5 months ago
- VSCodium for LoongArch with system-wide Electron.☆11Updated last year
- ☆10Updated last year
- Open-Source EDA workshop for RISC-V community☆12Updated 2 years ago
- The decoder library for jemu execution and web documentation☆54Updated last year
- RISC-V VM in Bash☆24Updated 3 months ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year