Alternatives and similar repositories for la-inst:

Users that are interested in la-inst are comparing it to the libraries listed below

• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆51Updated 3 weeks ago
• android-la64 / docs
  ☆18Updated last month
• loongson / la-asm-manual
  ☆17Updated 5 months ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆47Updated 8 months ago
• LiarOnce-LoongAL / vscodium-electron-loong64
  VSCodium for LoongArch with system-wide Electron.
  ☆11Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆38Updated 3 months ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆20Updated 2 months ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆38Updated last month
• LoongsonLab / loongsonlab.github.io
  ☆11Updated 9 months ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆43Updated 3 weeks ago
• AOSC-Dev / liblol
  libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime
  ☆39Updated last month
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆21Updated 8 months ago
• loongson / la-abi-specs
  ☆27Updated last year
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated last month
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 8 months ago
• Martins3 / loongson-dune
  Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.
  ☆21Updated 2 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• loongson-community / 1024
  ☆14Updated last week
• sophgocommunity / SG2042-Newsletter
  Weekly update for SG2042 ecosystem. RISC-V is inevitable!
  ☆22Updated last week
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆74Updated 3 weeks ago
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆59Updated last year
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated last year
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆19Updated 3 weeks ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• petrpavlu / valgrind-riscv64
  Valgrind with support for the RISCV64/Linux platform.
  ☆63Updated 8 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• AOSC-Dev / la_ow_syscall
  Linux kernel module for compatibility with LoongArch's old-world ABI
  ☆17Updated 7 months ago