Alternatives and similar repositories for la-inst

Users that are interested in la-inst are comparing it to the libraries listed below

• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆68Updated last month
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year
• android-la64 / docs
  ☆21Updated 6 months ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 4 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• jiegec / kb
  My knowledge base
  ☆78Updated last week
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• loongson-community / docs
  龙芯产品公开文档存档 / Archive of Loongson products' public documentation
  ☆92Updated last week
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 5 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• loongson / la-abi-specs
  ☆36Updated 3 weeks ago
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆50Updated 9 months ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆47Updated 10 months ago
• lat-opensource / lat
  LoongArch Architecture Translator
  ☆219Updated this week
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 11 months ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 3 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Updated last year
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• loongson / la-asm-manual
  ☆21Updated 3 weeks ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Updated 7 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆76Updated 3 weeks ago
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 10 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆46Updated last week
• loongson / gcc
  ☆26Updated last year
• plctlab / plct-toolbox
  PLCT工具箱
  ☆30Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• Anillc / Yuri
  A riscv emulator.
  ☆19Updated 2 years ago
• jiegec / blog-source
  The source of my blog.
  ☆56Updated this week
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆33Updated 2 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago