YanWQ-monad / SUSTech_CS202_Project-CPULinks
SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.
☆34Updated 2 years ago
Alternatives and similar repositories for SUSTech_CS202_Project-CPU
Users that are interested in SUSTech_CS202_Project-CPU are comparing it to the libraries listed below
Sorting:
- SUSTech 2023 Spring CS216 Algorithm Design and Analysis☆10Updated 2 years ago
- (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof…☆11Updated last year
- (1120/1100) Labs of CS208 2023 Spring: Algorithm Design and Analysis (ADA), SUSTech. Taught by Prof. Yuhui SHI.☆11Updated 2 years ago
- ☆74Updated last month
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆12Updated 4 years ago
- SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU☆21Updated last year
- 不用校园卡开南科大宿舍门hack sustech dormitory door☆22Updated last year
- 《计算机设计与实践》测试框架☆18Updated 3 years ago
- ☆35Updated 2 years ago
- This is my index list repo for my CS course projects of SUSTech. Current: CS103, CS106, CS109, CS201, CS202, CS205, CS207, CS304, CS305, …☆12Updated 2 months ago
- ☆28Updated 7 months ago
- Typst template for theses in Southern University of Science and Technology (SUSTech).☆29Updated 3 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- ☆17Updated last year
- CPU敏捷开发框架(龙芯杯2024)☆25Updated 11 months ago
- ☆20Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆80Updated last year
- Reviews of final exams during my adventure in the CSE department of SUSTech. Current: CS202, CS208, CS303, CS304, CS307, CS309, MA212.☆16Updated 2 months ago
- This is the mirror for gitee in github for project assignment of cs202 / 214 Computer Organization course of Southern University of Scien…☆15Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- ☆24Updated last year
- 本项目已被合并至官方Chiplab中☆12Updated 7 months ago
- ☆52Updated 2 weeks ago
- CQU Dual Issue Machine☆37Updated last year
- Out-of-order CPU design. Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆19Updated 11 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago