oscc-web / ysyx-websiteLinks
The official website of One Student One Chip project.
☆10Updated last month
Alternatives and similar repositories for ysyx-website
Users that are interested in ysyx-website are comparing it to the libraries listed below
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- ☆11Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- ☆11Updated 3 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- ☆29Updated this week
- Pick your favorite language to verify your chip.☆49Updated last week
- 给NEMU移植Linux Kernel!☆18Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- The 'missing header' for Chisel☆20Updated 2 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆16Updated 8 months ago
- ☆33Updated 2 months ago
- Xiangshan deterministic workloads generator☆19Updated 3 weeks ago
- RISC-V 64 CPU☆10Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- ☆67Updated 3 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- ☆21Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- Documentation for XiangShan Design☆26Updated last week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆41Updated 4 months ago
- ☆14Updated last year