oscc-web / ysyx-websiteLinks
The official website of One Student One Chip project.
☆10Updated last week
Alternatives and similar repositories for ysyx-website
Users that are interested in ysyx-website are comparing it to the libraries listed below
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆23Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆11Updated 5 months ago
- ☆44Updated this week
- ☆66Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆27Updated 2 weeks ago
- Pick your favorite language to verify your chip.☆60Updated this week
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- The 'missing header' for Chisel☆20Updated 4 months ago
- Xiangshan deterministic workloads generator☆20Updated 2 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- ☆67Updated 6 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆24Updated 11 months ago
- ☆77Updated 3 months ago
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆24Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆14Updated 2 weeks ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆14Updated last year
- ☆86Updated 3 months ago
- A framework for building hardware verification platform using software method☆25Updated 2 months ago
- CQU Dual Issue Machine☆35Updated last year
- ☆28Updated 6 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- RISC-V 64 CPU☆10Updated 2 years ago