oscc-web / ysyx-websiteLinks
The official website of One Student One Chip project.
☆10Updated 3 weeks ago
Alternatives and similar repositories for ysyx-website
Users that are interested in ysyx-website are comparing it to the libraries listed below
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆22Updated 7 months ago
- ☆15Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆11Updated 5 months ago
- ☆39Updated this week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 6 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- ☆67Updated 5 months ago
- ☆66Updated 11 months ago
- CQU Dual Issue Machine☆35Updated last year
- Pick your favorite language to verify your chip.☆51Updated this week
- ☆73Updated 2 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆21Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- ☆27Updated 5 months ago
- Xiangshan deterministic workloads generator☆19Updated 2 months ago
- RISC-V 64 CPU☆10Updated 2 years ago
- 给NEMU移植Linux Kernel!☆18Updated last month
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last month
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 9 months ago
- ☆24Updated 3 months ago
- ☆86Updated 2 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆20Updated last week
- The 'missing header' for Chisel☆20Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week