oscc-web / ysyx-websiteLinks
The official website of One Student One Chip project.
☆11Updated 2 months ago
Alternatives and similar repositories for ysyx-website
Users that are interested in ysyx-website are comparing it to the libraries listed below
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Updated 10 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆24Updated 11 months ago
- ☆32Updated 3 months ago
- ☆67Updated last year
- 给NEMU移植Linux Kernel!☆21Updated 4 months ago
- ☆58Updated 2 weeks ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- ☆11Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 7 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 9 months ago
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- Pick your favorite language to verify your chip.☆70Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated 8 months ago
- CQU Dual Issue Machine☆37Updated last year
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago
- ☆29Updated 9 months ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- ☆83Updated 6 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- ☆30Updated 2 months ago
- ☆88Updated 3 weeks ago
- A framework for building hardware verification platform using software method☆28Updated 2 weeks ago
- ☆17Updated 7 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated last year
- RISC-V 64 CPU☆10Updated 3 weeks ago