MrAMS / NagiCore
顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
☆18Updated 5 months ago
Alternatives and similar repositories for NagiCore:
Users that are interested in NagiCore are comparing it to the libraries listed below
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆13Updated 7 months ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- This is an IDE for YSYX_NPC debuging☆11Updated 4 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 2 weeks ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆16Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- ☆25Updated 2 months ago
- The official website of One Student One Chip project.☆10Updated last week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆25Updated last year
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆10Updated 7 months ago
- 本项目已被合并至官方Chiplab中☆10Updated 3 months ago
- ☆18Updated 8 months ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆16Updated 7 months ago
- Build mini linux for your own RISC-V emulator!☆19Updated 7 months ago
- ☆11Updated 2 months ago
- ☆65Updated 8 months ago
- ☆17Updated 3 weeks ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 关于移植模型至gemmini的文档☆24Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated last year
- ☆34Updated last year
- ☆62Updated last week
- A framework for ysyx flow☆11Updated 5 months ago
- ☆21Updated 2 weeks ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 6 months ago
- ☆27Updated this week
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆13Updated last year
- Documentation for XiangShan Design☆23Updated last week