MrAMS / NagiCoreLinks
顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
☆23Updated 8 months ago
Alternatives and similar repositories for NagiCore
Users that are interested in NagiCore are comparing it to the libraries listed below
Sorting:
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆24Updated 11 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated 11 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 6 months ago
- 2022龙芯杯个人赛三等奖作品☆15Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆66Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆28Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- The official website of One Student One Chip project.☆10Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- ☆44Updated this week
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆14Updated last year
- ☆11Updated 5 months ago
- ☆77Updated 3 months ago
- ☆86Updated 3 months ago
- ☆27Updated 2 weeks ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 4 years ago
- Out-of-order CPU design. Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆19Updated 10 months ago
- ☆20Updated 2 months ago
- Documentation for XiangShan Design☆29Updated 3 weeks ago
- ☆19Updated 11 months ago
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆20Updated last month
- ☆67Updated 6 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago