Alternatives and similar repositories for NagiCore:

Users that are interested in NagiCore are comparing it to the libraries listed below

• 1932287243 / NPC_IDE
  This is an IDE for YSYX_NPC debuging
  ☆11Updated 3 months ago
• loongson-community / open-la500
  Mirror of https://gitee.com/loongson-edu/open-la500.git
  ☆13Updated 2 months ago
• Sevenqi7 / NSCSCC-2022
  2022龙芯杯个人赛三等奖作品
  ☆13Updated last year
• OSCPU / openperf
  ☆11Updated last month
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 10 months ago
• oscc-web / ysyx-website
  The official website of One Student One Chip project.
  ☆10Updated last month
• isnthzy / lightsss-chiplab
  本项目已被合并至官方Chiplab中
  ☆10Updated 2 months ago
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆18Updated 2 weeks ago
• CmdBlockZQG / rvcore-mini-linux
  Build mini linux for your own RISC-V emulator!
  ☆19Updated 6 months ago
• Tanggling / BOOMCore
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆15Updated 5 months ago
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆15Updated last week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆30Updated 11 months ago
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆23Updated 2 years ago
• MaZirui2001 / Zircon
  ☆23Updated 2 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated last week
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated last month
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆11Updated 11 months ago
• Jpz-sdju / trinity
  ☆19Updated 2 weeks ago
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆24Updated last year
• xunqianxun / liguoqi-rv64-cpu
  RISC-V 64 CPU
  ☆11Updated 2 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• abmfy / cod23-grp04
  A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…
  ☆13Updated last year
• YSYX-OpenDoc / riscv-isa-manual
  ☆17Updated last week
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆41Updated 2 weeks ago
• lizhirui / DreamCoreV2
  ☆22Updated last year
• jaypiper / simulator
  ☆19Updated this week
• CherrySprings / CherrySprings
  ☆17Updated last year
• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆14Updated last week
• ysyx-ta / ysyx-summer-readings
  ☆63Updated 7 months ago
• NoAXI / NoAXI-LoongArch-CPU
  Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.
  ☆14Updated 6 months ago