MrAMS / NagiCoreLinks
顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
☆25Updated last year
Alternatives and similar repositories for NagiCore
Users that are interested in NagiCore are comparing it to the libraries listed below
Sorting:
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- 本项目已被合并至官方Chiplab中☆13Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated last year
- ☆30Updated 11 months ago
- 2022龙芯杯个人赛三等奖作品☆14Updated 2 years ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 9 months ago
- ☆67Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆22Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- "aura" my super-scalar O3 cpu core☆25Updated last year
- ☆36Updated 5 months ago
- The official website of One Student One Chip project.☆11Updated last month
- ☆21Updated 7 months ago
- ☆20Updated last year
- ☆89Updated 2 months ago
- ☆11Updated 3 weeks ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆17Updated last year
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- 给NEMU移植Linux Kernel!☆22Updated 7 months ago
- ☆64Updated 3 weeks ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- ☆91Updated 3 months ago
- ☆70Updated 11 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆47Updated 3 years ago