顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
☆31Jan 25, 2026Updated 5 months ago
Alternatives and similar repositories for NagiCore
Users that are interested in NagiCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆30Aug 20, 2024Updated last year
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆46Aug 24, 2020Updated 5 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆19Aug 17, 2024Updated last year
- 基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。☆43Apr 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jul 31, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆14Mar 29, 2025Updated last year
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆65Mar 6, 2024Updated 2 years ago
- ☆32Apr 10, 2026Updated 3 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆95Aug 29, 2023Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- 2022年龙芯杯个人赛 单发射110M（含icache）☆54Aug 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jun 24, 2024Updated 2 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆22Aug 20, 2024Updated last year
- ☆25Aug 11, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 6 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本仓库用于开源分享本人的第九届龙芯杯个人赛参赛作品☆15Aug 27, 2025Updated 10 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆28Jan 2, 2025Updated last year
- ☆25Nov 14, 2023Updated 2 years ago
- 中国科学技术大学龙芯杯参赛作品仓库合集☆19Oct 2, 2024Updated last year
- 一个快捷方便的剪贴板应用 A Qt5 Project☆15Dec 1, 2018Updated 7 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 9 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- 关于移植模型至gemmini的文档☆34May 4, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- ☆12Updated this week
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆183Jul 12, 2026Updated last week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆75Updated this week