MrAMS / NagiCoreLinks
顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
☆23Updated 9 months ago
Alternatives and similar repositories for NagiCore
Users that are interested in NagiCore are comparing it to the libraries listed below
Sorting:
- CPU敏捷开发框架(龙芯杯2024)☆25Updated 11 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 8 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 7 months ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 11 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆66Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- 2022龙芯杯个人赛三等奖作品☆15Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆28Updated 7 months ago
- The official website of One Student One Chip project.☆11Updated last week
- ☆20Updated 3 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- ☆78Updated 4 months ago
- ☆28Updated last month
- ☆11Updated 6 months ago
- Out-of-order CPU design. Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆19Updated 11 months ago
- ☆52Updated 2 weeks ago
- ☆20Updated last year
- Documentation for XiangShan Design☆30Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- ☆86Updated 2 weeks ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 5 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- A framework for ysyx flow☆11Updated 9 months ago
- ☆67Updated 6 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- ☆35Updated 2 years ago