MrAMS / NagiCoreLinks
顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
☆25Updated last year
Alternatives and similar repositories for NagiCore
Users that are interested in NagiCore are comparing it to the libraries listed below
Sorting:
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆31Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆13Updated 10 months ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- ☆29Updated 10 months ago
- ☆21Updated 6 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- The official website of One Student One Chip project.☆11Updated last week
- ☆86Updated 3 weeks ago
- ☆34Updated 4 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Updated last year
- ☆11Updated 9 months ago
- Documentation for XiangShan Design☆37Updated last month
- Basic chisel difftest environment for RTL design (WIP☆19Updated 9 months ago
- ☆89Updated 2 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Updated 5 years ago
- ☆20Updated last year
- ☆63Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 9 months ago
- ☆68Updated 10 months ago
- A framework for ysyx flow☆13Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 3 months ago