顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
☆25Jan 25, 2026Updated last month
Alternatives and similar repositories for NagiCore
Users that are interested in NagiCore are comparing it to the libraries listed below
Sorting:
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆18Aug 20, 2024Updated last year
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- ☆30Jan 23, 2025Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- ☆17Jun 24, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Aug 22, 2022Updated 3 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- ☆42Dec 5, 2025Updated 2 months ago
- ☆22Aug 11, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- ☆67Updated this week
- Taiwei-3D-Flow☆42Updated this week
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- 基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。☆35Apr 24, 2025Updated 10 months ago
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- 关于移植模型至gemmini的文档☆32May 4, 2022Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- 一个快捷方便的剪贴板应用 A Qt5 Project☆15Dec 1, 2018Updated 7 years ago
- ☆21May 26, 2025Updated 9 months ago
- A WebDAV Extension for TinyHTTPD☆18Dec 30, 2024Updated last year
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- port from python to C++ PyVCD lib☆23Jun 16, 2025Updated 8 months ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year