MrAMS / NagiLinks
基于difftest改进的CPU敏捷开发框架(龙芯杯2024)
☆24Updated 10 months ago
Alternatives and similar repositories for Nagi
Users that are interested in Nagi are comparing it to the libraries listed below
Sorting:
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆23Updated 8 months ago
- ☆27Updated 6 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 6 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆10Updated 11 months ago
- ☆19Updated 11 months ago
- 2022龙芯杯个人赛三等奖作品☆15Updated last year
- ☆44Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- CQU Dual Issue Machine☆35Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- The official website of One Student One Chip project.☆10Updated last week
- ☆20Updated 2 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆66Updated 11 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- ☆74Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆27Updated last week
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆11Updated 5 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 10 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- ☆67Updated 5 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆19Updated 10 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 4 years ago