CPU敏捷开发框架（龙芯杯2024）
☆26Sep 6, 2024Updated last year
Alternatives and similar repositories for Nagi
Users that are interested in Nagi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆26Jan 25, 2026Updated last month
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆24Aug 20, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- ☆30Jan 23, 2025Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆17Jun 24, 2024Updated last year
- ☆24Aug 11, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆44Dec 5, 2025Updated 3 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆46Jul 25, 2024Updated last year
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- ☆17Jul 31, 2024Updated last year
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆32Mar 13, 2024Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆53Dec 18, 2025Updated 3 months ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Aug 22, 2022Updated 3 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆62Mar 6, 2024Updated 2 years ago
- ☆25Nov 14, 2023Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- ☆67Mar 3, 2026Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- ☆21May 26, 2025Updated 9 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 3 years ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- A WebDAV Extension for TinyHTTPD☆18Dec 30, 2024Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- CQU Dual Issue Machine☆39Jun 23, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- 基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。☆36Apr 24, 2025Updated 10 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago