cnrv / OSEDALinks
Open-Source EDA workshop for RISC-V community
☆12Updated 2 years ago
Alternatives and similar repositories for OSEDA
Users that are interested in OSEDA are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 6 months ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- ☆30Updated 5 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Examine and discover LoongArch instructions☆15Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆36Updated last month
- Hardware design with Chisel☆32Updated 2 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Project magament for porting openEuler to RISC-V☆34Updated last year
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated 2 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 8 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- ☆30Updated 3 weeks ago