thu-cs-lab / JieLabs-Web
Backend & Frontend for JieLabs
☆22Updated 2 years ago
Alternatives and similar repositories for JieLabs-Web:
Users that are interested in JieLabs-Web are comparing it to the libraries listed below
- A router IP written in Verilog.☆13Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- A summarize of my projects.☆47Updated 9 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆24Updated last month
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆45Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- RV32I by cats☆17Updated last year
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆21Updated 5 years ago
- rCore_tutorial_tests☆10Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated last year
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 4 months ago
- My knowledge base☆45Updated this week
- Warning: 🕳 ahead!☆16Updated 5 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A naive verilog/systemverilog formatter☆20Updated 2 years ago
- My DAC '21 work open-sourced.☆14Updated 4 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- Tex source for talk slide.☆10Updated 4 years ago
- Documentation for Digital Design course☆19Updated last week
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago