Alternatives and similar repositories for JieLabs-Web

Users that are interested in JieLabs-Web are comparing it to the libraries listed below

• typekernel / typekernel

  View on GitHub
  Warning: 🕳 ahead!
  ☆16Jan 8, 2020Updated 6 years ago
• thu-cs-lab / thinpad_top

  View on GitHub
  Project template for Artix-7 based Thinpad board
  ☆52Sep 13, 2025Updated 5 months ago
• jiegec / verilog-format

  View on GitHub
  A naive verilog/systemverilog formatter
  ☆21Mar 22, 2025Updated 10 months ago
• Harry-Chen / HERMES

  View on GitHub
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Jun 9, 2019Updated 6 years ago
• jiegec / naiverouter

  View on GitHub
  A router IP written in Verilog.
  ☆12Dec 20, 2019Updated 6 years ago
• Harry-Chen / TrivialTomasulo

  View on GitHub
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Jun 9, 2019Updated 6 years ago
• MashPlant / decaf-old

  View on GitHub
  THU compiler principle course homework, written in rust. (this is not the pa framework)
  ☆13Dec 24, 2018Updated 7 years ago
• jiegec / learn_tsinghua_app

  View on GitHub
  网络学堂 PC 端 App
  ☆21Feb 4, 2023Updated 3 years ago
• CircuitCoder / MeowRust

  View on GitHub
  Relaxed Rust (for cats)
  ☆14Nov 20, 2019Updated 6 years ago
• char-fish-after-lunch / SystemOnCat

  View on GitHub
  An SoC with multiple RISC-V IMA processors.
  ☆19Aug 1, 2018Updated 7 years ago
• twd2 / fpga-nat64

  View on GitHub
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30May 14, 2020Updated 5 years ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated 2 weeks ago
• trivialmips / TrivialMIPS_Software

  View on GitHub
  Baremetal softwares for TrivialMIPS platform
  ☆11Aug 12, 2019Updated 6 years ago
• dramforever / finlog

  View on GitHub
  Compiling finite generators to digital logic. WIP
  ☆13Aug 24, 2020Updated 5 years ago
• KireinaHoro / khtcp

  View on GitHub
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Nov 29, 2019Updated 6 years ago
• thu-cs-lab / TCP-Lab-Docs

  View on GitHub
  Documentation for TCP Lab
  ☆12May 20, 2025Updated 8 months ago
• jiegec / HT42B534USB2UART

  View on GitHub
  A simple USB to UART board designed with KiCad.
  ☆14May 4, 2023Updated 2 years ago
• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• zrt / thu-xiyi

  View on GitHub
  清华大学宿舍洗衣机空闲提醒小程序
  ☆14Feb 4, 2021Updated 5 years ago
• meow-chip / MeowV64

  View on GitHub
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Feb 17, 2022Updated 3 years ago
• jiegec / jtag-remote-server

  View on GitHub
  Remote JTAG server for remote debugging
  ☆43Dec 31, 2025Updated last month
• MashPlant / re2dfa

  View on GitHub
  Convert regex(es) to dfa.
  ☆14Apr 30, 2021Updated 4 years ago
• rcore-os / aCore

  View on GitHub
  Asynchronous OS kernel written in Rust.
  ☆32Nov 27, 2020Updated 5 years ago
• z4yx / supervisor-mips32

  View on GitHub
  计算机组成原理课程32位监控程序
  ☆50Jun 2, 2020Updated 5 years ago
• tqyaaaaang / Hyper-OS

  View on GitHub
  Operating System Simulator
  ☆18Jun 18, 2019Updated 6 years ago
• luojia65 / DailySchedule

  View on GitHub
  ☆22Nov 27, 2021Updated 4 years ago
• GCYYfun / DailySchedule

  View on GitHub
  《日常》
  ☆18Sep 18, 2021Updated 4 years ago
• jiegec / kb

  View on GitHub
  My knowledge base
  ☆78Feb 4, 2026Updated last week
• tuna / QSerial

  View on GitHub
  An advanced cross-platform serial port utility
  ☆26Dec 28, 2025Updated last month
• miskcoo / image-composition

  View on GitHub
  An implementation of "Efficient Gradient-Domain Compositing Using Quadtrees", SIGGRAPH 2007.
  ☆25Jan 9, 2020Updated 6 years ago
• rv32m1-rust / rv32m1_ri5cy-hal

  View on GitHub
  HAL for the RI5CY core of RV32M1 heterogeneous (two ARM and two RISC-V) quad-core SoC.
  ☆10Sep 28, 2020Updated 5 years ago
• jiegec / maze-routing

  View on GitHub
  Implementation of several grid routers in Rust
  ☆13Oct 21, 2025Updated 3 months ago
• rcore-os / embedded-term

  View on GitHub
  The virtual console embedded in rCore kernel.
  ☆11May 6, 2025Updated 9 months ago
• ISRC-CAS / Summer-2020-Homepage

  View on GitHub
  开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.
  ☆10Aug 28, 2024Updated last year
• rcore-os / x86-smpboot

  View on GitHub
  Booting multi-processors on x86 bare-metal.
  ☆12Feb 25, 2022Updated 3 years ago
• thu-cs-lab / supervisor-rv

  View on GitHub
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆127Dec 4, 2025Updated 2 months ago
• Harry-Chen / rust-mips

  View on GitHub
  Rust library for low-level abstraction of MIPS processors
  ☆31Jun 6, 2020Updated 5 years ago
• thu-cs-lab / Router-Lab-Docs

  View on GitHub
  Documentation for Router Lab
  ☆70Nov 19, 2025Updated 2 months ago
• RickyTino / MangoMIPS32

  View on GitHub
  A softcore microprocessor of MIPS32 architecture.
  ☆40Jun 28, 2024Updated last year