Alternatives and similar repositories for larva:

Users that are interested in larva are comparing it to the libraries listed below

• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆33Updated 4 years ago
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 3 years ago
• HUST-OS / luojia-os-labs
  洛佳的异步内核实验室
  ☆25Updated 3 years ago
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆20Updated last week
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆35Updated last year
• HUST-OS / design-pattern-notes
  各类内核的设计思路
  ☆19Updated 3 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• rustsbi / standalone
  Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot
  ☆26Updated 3 months ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 2 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆22Updated last year
• luojia65 / DailySchedule
  ☆23Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆28Updated this week
• YdrMaster / dtb-walker
  遍历设备树二进制对象
  ☆12Updated last year
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆24Updated 9 months ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• jiegec / kb
  My knowledge base
  ☆42Updated this week
• rcore-os / nvme_driver
  ☆30Updated last year
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 2 years ago
• YdrMaster / fast-trap
  快速陷入处理
  ☆32Updated last year
• chyyuu / zCore-Design
  ☆13Updated 3 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated 7 months ago
• ruyisdk / ruyi
  RuyiSDK Package Manager
  ☆18Updated 2 weeks ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆56Updated 2 years ago
• CircuitCoder / MeoWave
  ☆10Updated last year
• luojia65 / test-d1-flash-bare
  Test run any program on D1 Nezha board flash
  ☆26Updated 2 years ago