OSCPU / ysyx-workbenchLinks
☆160Updated last month
Alternatives and similar repositories for ysyx-workbench
Users that are interested in ysyx-workbench are comparing it to the libraries listed below
Sorting:
- NJU Virtual Board☆297Updated 4 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- ☆66Updated last year
- An exquisite superscalar RV32GC processor.☆165Updated last year
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- ☆90Updated 2 months ago
- ☆92Updated 4 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆146Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆134Updated 5 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- ☆42Updated 2 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Updated 5 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- ☆214Updated 3 weeks ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆72Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆622Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- ☆36Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- Documentation for XiangShan Design☆40Updated 2 weeks ago
- ☆29Updated 7 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆220Updated 2 months ago
- ☆70Updated 11 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago