NJU-ProjectN / fceux-am

Related projects ⓘ

Alternatives and complementary repositories for fceux-am

• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆60Updated 2 months ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆235Updated 3 months ago
• sunshaoce / rvcc-course
  ☆80Updated 6 months ago
• NJU-ProjectN / ics-pa-gitbook
  ☆547Updated last month
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆332Updated last year
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆79Updated 6 months ago
• NJU-ProjectN / abstract-machine
  A minimal, modularized, and machine-independent hardware abstraction layer
  ☆450Updated 2 months ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆57Updated 2 months ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆220Updated 3 years ago
• ics-nju-wl / icspa-public
  ICSPA for MOOC
  ☆52Updated last year
• NJU-ProjectN / ics-pa
  The wrapper repo for NJU ICS PA.
  ☆428Updated 2 months ago
• oscomp / testsuits-for-oskernel
  ☆98Updated 3 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆178Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆123Updated last year
• plctlab / weloveinterns
  PLCT实验室实习生社区。
  ☆212Updated this week
• Googol2002 / NJU-ICS2021-PA
  2021年秋季学期 南京大学ICS课程 PA实验部分
  ☆117Updated 2 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆131Updated 3 years ago
• OSCPU / ysyx-workbench
  ☆119Updated 2 months ago
• zhenyu-zang / xv6-riscv-book-Chinese
  ☆364Updated 6 months ago
• ics-nju-wl / icspa-public-guide
  Guide for ICSPA MOOC
  ☆73Updated last year
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆113Updated 4 years ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆102Updated last year
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆476Updated 3 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆194Updated 3 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆162Updated 3 years ago
• unicornx / riscv-operating-system-mooc
  ☆56Updated 5 months ago
• arcsysu / SYsU-lang
  A mini, simple and modular compiler lab for SYsU/SysY(tiny C). Based on Clang/LLVM/ANTLR4/Bison/Flex.
  ☆207Updated 8 months ago
• CS144 / minnow
  CS 144 networking lab
  ☆103Updated 7 months ago
• USTC-System-Courses / CECS-Lab
  ☆32Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆121Updated 4 months ago