rcore-os / RVM
Rcore Virtual Machine
☆110Updated 10 months ago
Alternatives and similar repositories for RVM:
Users that are interested in RVM are comparing it to the libraries listed below
- A Type-1.5 hypervisor written in Rust.☆56Updated 8 months ago
- Let's write an x86 hypervisor in Rust from scratch!☆152Updated last year
- VirtIO guest drivers in Rust.☆228Updated this week
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆46Updated last year
- hypercraft is a VMM library written in Rust.☆50Updated 3 months ago
- An experimental RTOS written in Rust.☆35Updated 2 years ago
- Rust Unikernel OS☆67Updated last week
- 快速陷入处理☆32Updated last year
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆53Updated last year
- a Rust Hypervisor for mission-critical system☆52Updated 2 weeks ago
- 2024春夏季训练营第三阶段-虚拟化方向☆37Updated 8 months ago
- QEMU platform SBI support implementation, using RustSBI☆133Updated 3 months ago
- Handle TrapFrame across kernel and user space on multiple ISAs.☆31Updated 6 months ago
- The x86_64 UEFI bootloader for rCore☆43Updated 2 years ago
- Some notes or translations about operating system or programming language.☆96Updated 2 months ago
- [WIP] Tutorial for zCore kernel.☆57Updated 3 years ago
- All public report slides, articles and meeting minutes related to RustSBI☆28Updated this week
- The file system module for rCore OS.☆49Updated 7 months ago
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆45Updated 8 months ago
- A buddy system allocator in pure Rust.☆97Updated 4 months ago
- ☆45Updated last year
- 没分支的 rCore-Tutorial☆45Updated last year
- ☆42Updated last year
- Asynchronous OS kernel written in Rust.☆33Updated 4 years ago
- 🦀️ Operating System in 100% Pure Rust☆101Updated 3 years ago
- ☆41Updated 9 months ago
- Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot☆26Updated 3 months ago
- Low level access to RISCV processors☆22Updated 2 years ago
- An RISC-V experimental OS☆25Updated last year
- ☆134Updated last month