meow-chip / MeowRouter
A hardware accelerated IP packet forwarder running on programmable ICs
☆16Updated 2 years ago
Alternatives and similar repositories for MeowRouter:
Users that are interested in MeowRouter are comparing it to the libraries listed below
- A router IP written in Verilog.☆13Updated 5 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆31Updated 4 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- THUCTF2019 Writeups☆11Updated 5 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- THU compiler principle course homework, written in rust. (this is not the pa framework)☆14Updated 6 years ago
- CIDR union / subtraction☆14Updated last month
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- Convert regex(es) to dfa.☆14Updated 3 years ago
- RV32I by cats☆17Updated last year
- My DAC '21 work open-sourced.☆14Updated 4 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆15Updated 4 years ago
- A naive verilog/systemverilog formatter☆20Updated this week
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Yet Another AsYnc runtime for RuSt.☆34Updated 5 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated last year
- Tex source for talk slide.☆10Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- My knowledge base☆45Updated this week
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 4 months ago
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated last year