jensen-yan / kisscpuLinks
国科大一生一芯第二期: RISCV-64 五级流水线CPU
☆18Updated 4 years ago
Alternatives and similar repositories for kisscpu
Users that are interested in kisscpu are comparing it to the libraries listed below
Sorting:
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆30Updated 5 years ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆33Updated 8 years ago
- MIT6.175 & MIT6.375 Study Notes☆44Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆184Updated last year
- ☆89Updated last month
- "aura" my super-scalar O3 cpu core☆24Updated last year
- all kind of notes, I maybe sort this in the future☆13Updated 2 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- ☆123Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- ☆67Updated last year
- Pick your favorite language to verify your chip.☆71Updated last week
- ☆40Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆30Updated 9 months ago
- ☆155Updated last week
- ☆16Updated last year
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- ☆70Updated 2 years ago
- ☆84Updated 6 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- ☆26Updated 2 years ago
- ☆18Updated 2 years ago
- ☆111Updated this week
- ☆68Updated 9 months ago
- Collect some IC textbooks for learning.☆168Updated 3 years ago