CIDR union / subtraction
☆14Feb 25, 2026Updated this week
Alternatives and similar repositories for cidr-calc
Users that are interested in cidr-calc are comparing it to the libraries listed below
Sorting:
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- tuna artwork☆27Updated this week
- A simple program to make your Linux server act as TCP Transparent Proxy.☆25Mar 7, 2020Updated 5 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 5 months ago
- Apple Silicon TSO Enabler for Linux☆17Nov 11, 2025Updated 3 months ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- ☆22Feb 11, 2024Updated 2 years ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- Course materials for Aircraft Dynamics (ASEN 3728) at CU Boulder☆14May 2, 2025Updated 10 months ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- Great homework for Fundamentals of Programming course.☆13Jan 21, 2016Updated 10 years ago
- Course Homepage☆15Jul 5, 2019Updated 6 years ago
- Hello RISC-V 64!☆19Apr 1, 2018Updated 7 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- 网络学堂 PC 端 App☆21Feb 4, 2023Updated 3 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- ChatGPT Telegram bot☆53Updated this week
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- A small app to generate a long path in traceroute.☆32Jan 9, 2026Updated last month
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago