Alternatives and similar repositories for cidr-calc:

Users that are interested in cidr-calc are comparing it to the libraries listed below

• CircuitCoder / MeoWave
  ☆10Updated last year
• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated 9 months ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• ZenithalHourlyRate / naming
  ☆11Updated 11 months ago
• monkey2000 / LPi4A-Case
  A 3d printed case design for Lichee Pi 4A
  ☆12Updated last year
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆12Updated 2 months ago
• Lancern / soda
  Convert shared libraries into relocatable objects
  ☆10Updated last year
• ziyao233 / barv
  RISC-V VM in Bash
  ☆24Updated 11 months ago
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 2 years ago
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆16Updated 5 years ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆20Updated last week
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆16Updated last year
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆15Updated 4 years ago
• CircuitCoder / MeowThink
  A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat
  ☆17Updated 3 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• tuna / artwork
  tuna artwork
  ☆27Updated last week
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆20Updated 3 weeks ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 3 years ago
• b1f6c1c4 / why-i-gave-up-using-windows
  全方位控诉Windows的使用和开发体验
  ☆12Updated 4 years ago
• taoky / ayano
  Follow nginx log, and find out bad guys!
  ☆19Updated 2 months ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way
  ☆17Updated 2 years ago
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆50Updated 3 months ago
• taoky / tsumugu
  🧵 A HTTP(S) mirroring tool written in Rust, proposed for ustcmirror
  ☆18Updated last week
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆38Updated 5 months ago
• SharzyL / rt
  Yet another raytracer
  ☆8Updated 2 years ago