Alternatives and similar repositories for cidr-calc

Users that are interested in cidr-calc are comparing it to the libraries listed below

• ZenithalHourlyRate / naming
  ☆11Updated last year
• monkey2000 / LPi4A-Case
  A 3d printed case design for Lichee Pi 4A
  ☆11Updated 2 years ago
• pdlan / static-regex
  compile-time DFA-based regular expression engine with C++ template and constexpr
  ☆55Updated 6 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆17Updated 2 months ago
• Lancern / soda
  Convert shared libraries into relocatable objects
  ☆10Updated 2 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 2 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 9 months ago
• taoky / ayano
  Follow nginx log, and find out bad guys!
  ☆23Updated 2 weeks ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• SpriteOvO / closely
  Subscribe to updates from people you follow, from any platform to any platform
  ☆13Updated 2 weeks ago
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 3 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆29Updated 9 months ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 6 years ago
• moesoha / jie.ac.cn
  jie.ac.cn 中国杰学院
  ☆11Updated 2 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆39Updated last year
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Updated 6 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆14Updated 6 years ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way
  ☆17Updated 3 years ago
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆54Updated 4 months ago
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30Updated 5 years ago
• Apache553 / ssh-agent-bridge
  A tool that enable multiple ssh client implementations to use a common ssh agent on Windows.
  ☆68Updated 4 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆13Updated 5 years ago
• dtcxzyw / static-key
  Header-only C/C++ static keys to avoid the overhead of conditional branches
  ☆14Updated last year
• tuna / artwork
  tuna artwork
  ☆27Updated 3 months ago
• NickCao / nizctl
  ☆20Updated last year