CircuitCoder / cidr-calcLinks
CIDR union / subtraction
☆14Updated last week
Alternatives and similar repositories for cidr-calc
Users that are interested in cidr-calc are comparing it to the libraries listed below
Sorting:
- ☆11Updated last year
- Apple Silicon TSO Enabler for Linux☆17Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Follow nginx log, and find out bad guys!☆23Updated this week
- compile-time DFA-based regular expression engine with C++ template and constexpr☆55Updated 5 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆52Updated last month
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆28Updated 4 months ago
- A 3d printed case design for Lichee Pi 4A☆11Updated 2 years ago
- ☆17Updated 3 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- RISC-V VM in Bash☆29Updated 6 months ago
- 全方位控诉Windows的使用和开发体验☆12Updated 5 years ago
- tuna artwork☆27Updated 3 weeks ago
- Convert shared libraries into relocatable objects☆10Updated last year
- jie.ac.cn 中国杰学院☆11Updated 2 years ago
- A Rust style C++ library.☆19Updated 3 years ago
- Maintain patches for running chromium on loongarch64☆14Updated last month
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Updated last year
- 🧵 A HTTP(S) mirroring tool written in Rust, proposed for ustcmirror☆19Updated 2 weeks ago
- Subscribe to updates from people you follow, from any platform to any platform☆14Updated last week
- Relaxed Rust (for cats)☆14Updated 5 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 11 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- ☆18Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A telegram bot to balance parenthesis in the world☆15Updated 3 months ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- Compiling finite generators to digital logic. WIP☆13Updated 5 years ago