CIDR union / subtraction
☆14Mar 13, 2026Updated last week
Alternatives and similar repositories for cidr-calc
Users that are interested in cidr-calc are comparing it to the libraries listed below
Sorting:
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last week
- compile-time DFA-based regular expression engine with C++ template and constexpr☆56Dec 2, 2019Updated 6 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- tuna artwork☆27Feb 27, 2026Updated 3 weeks ago
- ☆17Nov 24, 2020Updated 5 years ago
- ☆17Apr 3, 2022Updated 3 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 6 months ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- 网络学堂 PC 端 App☆21Mar 12, 2026Updated last week
- ☆22Feb 11, 2024Updated 2 years ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 7 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Hello RISC-V 64!☆19Apr 1, 2018Updated 7 years ago
- 使用 Jekyll 和 GitHub Actions 快速在 home.ustc.edu.cn 上部署一个漂亮的个人主页☆15Sep 15, 2022Updated 3 years ago
- Recall, but for terminal (Work In Progress)☆33Feb 4, 2026Updated last month
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- MegaRAID® Linux drive map☆37Dec 29, 2025Updated 2 months ago
- Qt/QML 女生自用教学课程 | Self-taught Qt/QML Tutorial☆35Sep 20, 2021Updated 4 years ago
- A small app to generate a long path in traceroute.☆32Jan 9, 2026Updated 2 months ago
- Kindle As A Status Screen☆13May 17, 2021Updated 4 years ago