Alternatives and similar repositories for grub:

Users that are interested in grub are comparing it to the libraries listed below

• loongson / binutils-gdb
  Unofficial mirror of sourceware binutils-gdb repository. Updated daily.
  ☆10Updated 2 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• loongson / gcc
  ☆26Updated 10 months ago
• AOSC-Dev / chromium-loongarch64
  Maintain patches for running chromium on loongarch64
  ☆14Updated last week
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 2 years ago
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 3 years ago
• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated 9 months ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆11Updated 4 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• loongson / la-asm-manual
  ☆16Updated 4 months ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆73Updated last month
• chyyuu / zCore-Design
  ☆13Updated 3 years ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 3 years ago
• SchrodingerZhu / memcpy-amd64
  An implementation of memcpy for amd64 with clang/gcc
  ☆15Updated 3 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆34Updated 4 years ago
• tqyaaaaang / Hyper-OS
  Operating System Simulator
  ☆19Updated 5 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• HUST-OS / luojia-os-labs-v2
  洛佳的异步内核实验室，第二版
  ☆13Updated 3 years ago
• dtcxzyw / static-key
  Header-only C/C++ static keys to avoid the overhead of conditional branches
  ☆12Updated last year
• loongson / la-abi-specs
  ☆27Updated last year
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆20Updated 2 weeks ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 2 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• CircuitCoder / MeoWave
  ☆10Updated last year