Alternatives and similar repositories for grub

Users that are interested in grub are comparing it to the libraries listed below

• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated 2 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• chyyuu / zCore-Design
  ☆13Updated 4 years ago
• loongson / gcc
  ☆26Updated last year
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 3 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆19Updated 3 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated 2 years ago
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆36Updated 4 years ago
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆23Updated 2 months ago
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆30Updated last month
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated 2 years ago
• loongson-community / docs
  龙芯产品公开文档存档 / Archive of Loongson products' public documentation
  ☆90Updated 2 weeks ago
• dtcxzyw / static-key
  Header-only C/C++ static keys to avoid the overhead of conditional branches
  ☆14Updated last year
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆115Updated last year
• luojia65 / DailySchedule
  ☆22Updated 4 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆14Updated 10 months ago
• YdrMaster / dtb-walker
  遍历设备树二进制对象
  ☆14Updated 2 months ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Updated 2 years ago
• rcore-os / rboot
  The x86_64 UEFI bootloader for rCore
  ☆43Updated 3 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Updated 7 months ago
• KuangjuX / hypercraft
  hypercraft is a VMM library written in Rust.
  ☆54Updated last year
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆28Updated 7 months ago
• tqyaaaaang / Hyper-OS
  Operating System Simulator
  ☆18Updated 6 years ago