loongarch64-archive / grubLinks
GNU GRUB https://git.savannah.gnu.org/git/grub.git
☆16Updated last year
Alternatives and similar repositories for grub
Users that are interested in grub are comparing it to the libraries listed below
Sorting:
- Unofficial mirror of sourceware binutils-gdb repository. Updated daily.☆10Updated 2 years ago
- ☆26Updated last year
- PoC LoongArch - RISC-V emulator☆32Updated last year
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆16Updated 4 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Maintain patches for running chromium on loongarch64☆14Updated 3 weeks ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆13Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- User programs for rCore OS☆18Updated 2 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Updated 3 years ago
- Multi-Architecture UEFI Environment Driver☆56Updated 2 months ago
- Toy ELF dynlinker & interp☆10Updated last year
- Unofficial LoongArch Intrinsics Guide☆54Updated last week
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 2 years ago
- A Rust style C++ library.☆19Updated 2 years ago
- Project magament for porting openEuler to RISC-V☆34Updated last year
- 调试大师:你见过最强的内核调试器☆36Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Updated 2 years ago
- Collection of Loongson products' public documentation☆76Updated 2 months ago
- ULEK = Using Loongson to Explore Kernel。这里是《用“芯”探核》对应的Linux内核源代码,点击Wiki可查看更多资源。☆40Updated last month
- Binary translation in Rust☆13Updated 4 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆24Updated 3 years ago
- CIDR union / subtraction☆14Updated 3 months ago
- RV32I by cats☆16Updated last year
- ☆17Updated 7 months ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- ☆10Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 6 months ago