thu-cs-lab / Digital-Design-Docs
Documentation for Digital Design course
☆19Updated last week
Alternatives and similar repositories for Digital-Design-Docs:
Users that are interested in Digital-Design-Docs are comparing it to the libraries listed below
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- Run Rocket Chip on VCU128☆29Updated 3 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- The 'missing header' for Chisel☆18Updated 3 weeks ago
- The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully☆9Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- nscscc2018☆26Updated 6 years ago
- CQU Dual Issue Machine☆35Updated 8 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 8 months ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- My knowledge base☆45Updated this week
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- ☆32Updated 3 weeks ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- ☆34Updated 5 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago