Documentation for Digital Design course
☆20Jun 10, 2025Updated 9 months ago
Alternatives and similar repositories for Digital-Design-Docs
Users that are interested in Digital-Design-Docs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for TCP Lab☆12May 20, 2025Updated 10 months ago
- Codes for MO's Trading☆15Mar 20, 2022Updated 4 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 6 months ago
- Universal Presentation: A Header-only C++ Library to Cout STL containers and more☆18Aug 14, 2023Updated 2 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- ICPC 2023 合肥站选手机器镜像制作脚本☆46Dec 2, 2023Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- 重庆大学计组（硬综）拓展实验；☆21Nov 25, 2020Updated 5 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- rust-writing-os course of https://rust.os2edu.cn☆11Apr 29, 2022Updated 3 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- 网络学堂 PC 端 App☆21Mar 12, 2026Updated last week
- An Architecture-level Fault Injection Tool for GPU Application Resilience Evaluations☆19Apr 14, 2020Updated 5 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- Follow nginx log, and find out bad guys!☆23Mar 7, 2026Updated 2 weeks ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated last year
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Active Noise Cancelling in Python.☆15Mar 8, 2020Updated 6 years ago
- Source code of "Accelerating Truss Decomposition on Heterogeneous Processors", accepted by VLDB'20 - By Yulin Che, Zhuohang Lai, Shixuan …☆16May 25, 2020Updated 5 years ago
- Revisiting Secondary Indexing in LSM-based Storage Systems with Persistent Memory☆18Sep 4, 2023Updated 2 years ago
- Language for simplifying parameterized RTL design☆13Nov 6, 2024Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- ☆12Mar 21, 2024Updated 2 years ago
- A LaTeX beamer theme template for UCAS students.☆12Apr 21, 2024Updated last year
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 3 months ago
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 8 years ago
- ☆18Jul 28, 2018Updated 7 years ago
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- 同济大学编译原理课程设计☆11Jun 12, 2021Updated 4 years ago
- Translates the DSD/DSF file into WAV file written in C for learning,☆11Feb 21, 2019Updated 7 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- 同济大学计科机器学习大作业☆10Mar 22, 2025Updated last year
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆18Aug 4, 2019Updated 6 years ago
- We built the game "Doodle Jump" on the FPGA (UIUC ECE 385)☆16May 6, 2024Updated last year
- 31条指令MIPS多周期CPU，用来忽悠计组大作业。☆11Jul 2, 2021Updated 4 years ago
- A small app to generate a long path in traceroute.☆32Jan 9, 2026Updated 2 months ago