Alternatives and similar repositories for LPi4A-Case

Users that are interested in LPi4A-Case are comparing it to the libraries listed below

• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated 3 months ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• CircuitCoder / MeoWave
  ☆10Updated last year
• Lancern / soda
  Convert shared libraries into relocatable objects
  ☆10Updated last year
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆31Updated 5 years ago
• twd2 / dhop
  Discover Heap OPeration
  ☆9Updated 5 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated 11 months ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆16Updated last year
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆21Updated 2 months ago
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 2 years ago
• vijos / vijosos
  Vijos: Vijos Isn't Just an Operating System
  ☆10Updated 4 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆14Updated 3 months ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated last month
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆16Updated 5 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• twd2 / MagicCube
  Great homework for Fundamentals of Programming course.
  ☆13Updated 9 years ago
• cyyself / cpu232
  The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully
  ☆9Updated 4 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆13Updated 4 years ago
• ZenithalHourlyRate / naming
  ☆11Updated last year