A 3d printed case design for Lichee Pi 4A
☆11May 13, 2023Updated 2 years ago
Alternatives and similar repositories for LPi4A-Case
Users that are interested in LPi4A-Case are comparing it to the libraries listed below
Sorting:
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆25Mar 7, 2020Updated 5 years ago
- CIDR union / subtraction☆14Updated this week
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- The next generation judging system for Hydro (and vijos)☆43Nov 8, 2020Updated 5 years ago
- A small app to generate a long path in traceroute.☆32Jan 9, 2026Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated 2 months ago
- jie.ac.cn 中国杰学院☆11Jun 27, 2023Updated 2 years ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- A desktop application that provides visualization of basic algorithms and data structures. Implemented with JavaFX.☆13Sep 23, 2022Updated 3 years ago
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 4 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- GNU/Linux on Apple M1 hardware☆36Aug 16, 2022Updated 3 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- [Chinese] 给想使用 BIRD 配置 BGP 的新手一个教程。☆152Aug 6, 2022Updated 3 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- http://os.cs.tsinghua.edu.cn/oscourse/OS2018spring/projects/g04☆18Oct 10, 2018Updated 7 years ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 3 months ago
- Solution to MIT 6.828 Fall19, with lab report at https://blog.mky.moe/mit6828/menu/☆60Jul 31, 2021Updated 4 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Updated this week