Open-source high-performance RISC-V processor
☆32Dec 12, 2025Updated 5 months ago
Alternatives and similar repositories for Nanhu
Users that are interested in Nanhu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Apr 13, 2021Updated 5 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated 2 months ago
- ☆13Oct 8, 2021Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 2 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- ☆14Apr 28, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆213Oct 14, 2024Updated last year
- Criticality-aware Framework for Modeling Computer Performance☆34Dec 15, 2024Updated last year
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆16Updated this week
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆11Nov 13, 2020Updated 5 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- ☆18Jul 12, 2024Updated last year
- ☆14Aug 16, 2023Updated 2 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 2 months ago
- QuardStar Tutorial is all you need !☆19Sep 11, 2024Updated last year
- The 峨眉 (EMei) JIT/AOT backend framework.☆18Nov 19, 2024Updated last year
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A python program that helps you log in UCAS network for free. 自动登录国科大校园网☆29May 21, 2019Updated 7 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- A design automation framework to engineer decision diagrams yourself☆25May 21, 2026Updated last week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆641Aug 13, 2024Updated last year
- Resources related to FUSE (filesystem in user space)☆11Feb 19, 2026Updated 3 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 5 years ago
- Proof-of-Concept of exploits that may be published☆23Oct 24, 2024Updated last year
- Unofficial mirror of https://sourceforge.net/p/tboot☆15Nov 14, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A classic five stage pipelined processor☆13Mar 13, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- ☆141Updated this week
- Java pseudo-random number generation code with minimal dependencies.☆15May 7, 2026Updated 3 weeks ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated 2 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 12 years ago