Siudya / NanhuLinks
Open-source high-performance RISC-V processor
☆31Updated 4 months ago
Alternatives and similar repositories for Nanhu
Users that are interested in Nanhu are comparing it to the libraries listed below
Sorting:
- ☆104Updated last week
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- Unit tests generator for RVV 1.0☆92Updated last month
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- RISC-V Torture Test☆200Updated last year
- Modeling Architectural Platform☆211Updated this week
- Comment on the rocket-chip source code☆179Updated 7 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Documentation for XiangShan Design☆35Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- Run rocket-chip on FPGA☆76Updated last week
- ☆87Updated 3 weeks ago
- Documentation for RISC-V Spike☆106Updated 7 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21Updated 7 years ago
- ☆198Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- RISC-V IOMMU Specification☆136Updated last week
- RiVEC Bencmark Suite☆123Updated 10 months ago
- ☆58Updated 2 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated last week
- ☆67Updated 8 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- ☆209Updated 6 months ago
- XiangShan Frontend Develop Environment☆67Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- ☆83Updated 6 months ago