Siudya / NanhuLinks
Open-source high-performance RISC-V processor
☆29Updated 3 weeks ago
Alternatives and similar repositories for Nanhu
Users that are interested in Nanhu are comparing it to the libraries listed below
Sorting:
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆86Updated this week
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- data preprocessing scripts for gem5 output☆18Updated last week
- Run rocket-chip on FPGA☆68Updated 6 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- ☆29Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Documentation for XiangShan Design☆26Updated last week
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆52Updated 4 years ago
- ☆67Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆17Updated 3 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- ☆86Updated last month
- Advanced Architecture Labs with CVA6☆61Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆66Updated 9 months ago
- ☆64Updated last month
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated 2 weeks ago
- Chisel Learning Journey☆109Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- Pick your favorite language to verify your chip.☆49Updated last week
- ☆18Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago